Refresh control circuit of pseudo SRAM

Details Refresh control circuit of pseudo SRAM Refresh control circuit of pseudo SRAM

2007-02-20

2007-02-20

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S230030

Reexamination Certificate

active

11126420

ABSTRACT:
Disclosed herein is a refresh control circuit of a pseudo SRAM. According to the present invention, a single bank select signal for performing a refresh operation on one bank in a period where a chip select signal is enabled, or until a period before a time for reading or writing one data elapses after the chip select signal is disabled is enabled. An all-bank select signal for performing the refresh operation on all the banks in a period after a time for reading or writing one data elapses after the chip select signal is disabled is enabled. Thus, the refresh operation is performed on one bank or all the banks at the same time depending upon the single bank select signal or the all-bank select signal.

REFERENCES:
patent: 5796669 (1998-08-01), Araki et al.
patent: 6449685 (2002-09-01), Leung
patent: 6633952 (2003-10-01), Winograd et al.
patent: 2001/0007538 (2001-07-01), Leung
patent: 2002/0008558 (2002-01-01), Okuda et al.
patent: 2002/0056022 (2002-05-01), Leung
patent: 2004/0034735 (2004-02-01), Winograd et al.
patent: 2005/0068826 (2005-03-01), Hoehler
patent: 2260195 (1990-10-01), None
patent: 10247384 (1998-09-01), None
patent: 2003016782 (2003-01-01), None

Affiliated with

Also associated with

Rating

Refresh control circuit of pseudo SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Refresh control circuit of pseudo SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refresh control circuit of pseudo SRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3846438