System and method for dynamic ordering in a network processor

Details System and method for dynamic ordering in a network processor System and method for dynamic ordering in a network processor

2007-10-23

2007-10-23

Kim, Kenneth S. (Department: 2111)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S107000

Reexamination Certificate

active

11396966

ABSTRACT:
In one embodiment a set of threads are assigned in a particular order to an order group. The first assigned thread is treated as being, at least initially, at a head-of-line (HOL) for the order group. Each thread of the set is assigned a separate sequence number, each sequence number indicating the order in which the respective thread was assigned to the order group. A given thread is prevented from performing at least some of the given thread's instruction sequence until the given thread reaches the HOL of the order group as indicated by a modifiable HOL sequence value.

REFERENCES:
patent: 5630128 (1997-05-01), Farrell et al.
patent: 5745778 (1998-04-01), Alfieri
patent: 5815727 (1998-09-01), Motomura
patent: 5870567 (1999-02-01), Hausauer et al.
patent: 6148359 (2000-11-01), Elkhoury et al.
patent: 6205465 (2001-03-01), Schoening et al.
patent: 6484224 (2002-11-01), Robins et al.
patent: 6505228 (2003-01-01), Schoening et al.
patent: 6757768 (2004-06-01), Potter et al.
patent: 6804815 (2004-10-01), Kerr et al.
patent: 6832279 (2004-12-01), Potter et al.
patent: 6834385 (2004-12-01), Bohm et al.
patent: 6836808 (2004-12-01), Bunce et al.
patent: 6886041 (2005-04-01), Messinger et al.
patent: 2004/0246980 (2004-12-01), Balakrishnan
patent: 2005/0047439 (2005-03-01), Madajczak
patent: WO 01/39430 (2001-05-01), None
patent: WO 01/48606 (2001-07-01), None
Larry Houston, “Selecting an Appropriate Programming Model” COMMSDESIGN, Aug. 5, 2002, commsdesign.com/printableArticle/?articleID=16505551>.(web site).
Steve Melvin et al., “A Massively Multithreaded Packet Processor” Workshop on Network Processors -NPs at 9thInternational Symposium on High-Performance Computer Architecture, Feb. 8, 2003.
Werner Bux, et al. “Technologies and Building Blocks for Fast Packet Forwarding” IEE Communications Magazine, IEE Service Center. Piscataway, NJ, Jan. 1, 2001.
International Search Report for Application No. PCT/US2004/005420. Officer Ahmed Soliman, Jun. 21, 2005.

Affiliated with

Also associated with

Rating

System and method for dynamic ordering in a network processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for dynamic ordering in a network processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for dynamic ordering in a network processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3843738