Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-12-25
2007-12-25
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10658202
ABSTRACT:
A register file includes a plurality of registers for storing therein data, a plurality of input ports for receiving therethrough the data to be stored in the registers, and a plurality of output ports for delivering therethrough the data stored in the registers. Each register includes an input port selector for selecting one of the write ports through which data is received. The register file also includes a read data selector block for specifying which data stored in the registers is to be read through one of the output ports. The output port selector is implemented by a combinational circuit which saves power dissipation of the register file.
REFERENCES:
patent: 5657291 (1997-08-01), Podlesny et al.
patent: 5815023 (1998-09-01), Webber et al.
patent: 6219756 (2001-04-01), Kasamizugami
patent: 6320813 (2001-11-01), Kant
patent: 6556501 (2003-04-01), Naffziger
patent: 6594714 (2003-07-01), Swanson et al.
patent: 6654870 (2003-11-01), Barry et al.
patent: 6766433 (2004-07-01), Circello et al.
patent: 6826110 (2004-11-01), Dhong et al.
patent: 6831850 (2004-12-01), Pereira et al.
patent: 59-106021 (1984-06-01), None
patent: 2-277125 (1990-11-01), None
patent: 5-206791 (1993-08-01), None
patent: 7-38398 (1995-02-01), None
patent: 7-262003 (1995-10-01), None
patent: 10-275075 (1998-10-01), None
patent: 1128253 (1984-12-01), None
J. L. Hennessy et al., “Computer Organization & Design,” 1996, (translated by Mitsuaki Narita); ISBN 4-8222-8002-0, pp. 678-680, Nikkei BP Corp.
John L. Hennessy, B.5 Memory Elements, Computer Organization and Design 2ndEdition (vol. 2), Japan, Nikkei Business Publications, Inc., Hisashi Okamura, May 17, 1999, 2ndEdition, pp. 799-804.
Japanese Office Action dated Oct. 1, 2007, Japanese Patent Office, Application No. 2002-265521.
Chiang Jack
Foley & Lardner LLP
NEC Electronics Corporation
Tat Binh
LandOfFree
Register file and method for designing a register file does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register file and method for designing a register file, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file and method for designing a register file will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3838647