System and method for graceful shutdown of host processor...

Details System and method for graceful shutdown of host processor... System and method for graceful shutdown of host processor...

Filed on

2007-08-28

Date issued

2007-08-28

Examiner

Jaroenchonwanit, Bunjob (Department: 2154)

Patent Class

Electrical computers and digital processing systems: support

SubClass

Computer power control

Other Related Categories

C718S100000, C340S540000, C340S693100, C340S693300, C340S007360, C713S001000

Type

Reexamination Certificate

Status

active

Patent number

09923976

Description

ABSTRACT:
A host processor card configured to be fitted into a server system includes a processor, and a memory coupled to the processor for storing an operating system. A power control line controls the power state of the host processor card. A graceful shutdown circuit is coupled to the processor and the power control line. The processor is configured to provide a graceful shutdown signal to the graceful shutdown circuit. The graceful shutdown circuit is configured to allow a graceful shutdown of the host processor card when the power control line indicates that the host processor card is to be powered down if the processor has provided the graceful shutdown signal.

REFERENCES:
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5530302 (1996-06-01), Hamre et al.
patent: 5544006 (1996-08-01), Radloff et al.
patent: 5546590 (1996-08-01), Pierce
patent: 5594893 (1997-01-01), Byers et al.
patent: 5758171 (1998-05-01), Ramamurthy et al.
patent: 5781770 (1998-07-01), Byers et al.
patent: 5809262 (1998-09-01), Potter
patent: 5847950 (1998-12-01), Bhagwat
patent: 5923099 (1999-07-01), Bilir
patent: 5989043 (1999-11-01), Han et al.
patent: 6023148 (2000-02-01), Pignolet
patent: 6046912 (2000-04-01), Leman
patent: 6058011 (2000-05-01), Hardt et al.
patent: 6094575 (2000-07-01), Anderson et al.
patent: 6105140 (2000-08-01), Crisan
patent: 6112271 (2000-08-01), Lanus et al.
patent: 6129591 (2000-10-01), Czeschka
patent: 6138247 (2000-10-01), McKay et al.
patent: 6161197 (2000-12-01), Lanus et al.
patent: 6162073 (2000-12-01), Haq et al.
patent: 6166902 (2000-12-01), Liu et al.
patent: 6185093 (2001-02-01), Moss
patent: 6185110 (2001-02-01), Liu
patent: 6195262 (2001-02-01), Bodette et al.
patent: 6198633 (2001-03-01), Lehman et al.
patent: 6209051 (2001-03-01), Hill et al.
patent: 6230181 (2001-05-01), Mitchell et al.
patent: 6237048 (2001-05-01), Allen et al.
patent: 6351083 (2002-02-01), Ten Holter
patent: 6438684 (2002-08-01), Mitchell et al.
patent: 6445086 (2002-09-01), Houston
patent: 6528904 (2003-03-01), Wong
patent: 6550017 (2003-04-01), Moiin et al.
patent: 6598175 (2003-07-01), Berg et al.
patent: 6957363 (2005-10-01), Spiegel
patent: 7099934 (2006-08-01), Ewing et al.
patent: 7190267 (2007-03-01), Vaserfirer
patent: 2002/0069371 (2002-06-01), Teeling
patent: 2002/0138772 (2002-09-01), Crawford et al.
A copy of the Search Report results from Great Britain Application No. 0217601.4; 2 pg.
PCI Industrial Computers Manufacturers Group (PCIMG); “CompactPCI Specification Short Form”; Sep. 2, 1997 ; pp. 1-7.
Ziatech; www.ziatech.com (homepage); Ziatech, an Intel company, Leaders in CompactPCI Innovation; 2001.

Affiliated with

Also associated with

Rating

System and method for graceful shutdown of host processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for graceful shutdown of host processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for graceful shutdown of host processor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3831067