Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-02-13
2007-02-13
Nguyen, Hiep T. (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S103000
Reexamination Certificate
active
10653388
ABSTRACT:
A multi-level cell (MLC) memory array may be programmed using a programming circuit having a binary input register to store data to be input into the MLC array and a register to store a programming vector, where each element in the programming vector corresponds to a charge storage region of an MLC in the array. A controller may map pairs of bits from the input register to elements in the programming vector such that mapping a pair of bits to an element of the programming vector may set the vector element to a “program” value if the pair of bits corresponds to at least one specific program state associated with the programming vector.
REFERENCES:
patent: 3895360 (1975-07-01), Cricchi et al.
patent: 4527257 (1985-07-01), Cricchi
patent: 5104819 (1992-04-01), Freiberger et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5293563 (1994-03-01), Ohta
patent: 5295108 (1994-03-01), Higa
patent: 5345425 (1994-09-01), Shikatani
patent: 5349221 (1994-09-01), Shimoji
patent: 5350710 (1994-09-01), Hong et al.
patent: 5359554 (1994-10-01), Odake et al.
patent: 5393701 (1995-02-01), Ko et al.
patent: 5394355 (1995-02-01), Uramoto et al.
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5418743 (1995-05-01), Tomioka et al.
patent: 5422844 (1995-06-01), Wolstenholme et al.
patent: 5424978 (1995-06-01), Wada et al.
patent: 5434825 (1995-07-01), Harari
patent: 5440505 (1995-08-01), Fazio et al.
patent: 5450341 (1995-09-01), Sawada et al.
patent: 5450354 (1995-09-01), Sawada et al.
patent: 5496753 (1996-03-01), Sakurai et al.
patent: 5523972 (1996-06-01), Rashid et al.
patent: 5537358 (1996-07-01), Fong
patent: 5563823 (1996-10-01), Yiu et al.
patent: 5623438 (1997-04-01), Guritz et al.
patent: 5636288 (1997-06-01), Bonneville et al.
patent: 5689459 (1997-11-01), Chang et al.
patent: 5726946 (1998-03-01), Yamagata et al.
patent: 5768193 (1998-06-01), Lee et al.
patent: 5812449 (1998-09-01), Song
patent: 5812457 (1998-09-01), Arase
patent: 5892710 (1999-04-01), Fazio et al.
patent: 5903031 (1999-05-01), Yamamda et al.
patent: 5926409 (1999-07-01), Engh et al.
patent: 5946258 (1999-08-01), Evertt et al.
patent: 5949714 (1999-09-01), Hemink et al.
patent: 5969993 (1999-10-01), Takeshima
patent: 6034896 (2000-03-01), Ranaweera et al.
patent: 6064591 (2000-05-01), Takeuchi et al.
patent: 6075724 (2000-06-01), Li et al.
patent: 6081456 (2000-06-01), Dadashev
patent: 6118692 (2000-09-01), Banks
patent: 6147904 (2000-11-01), Liron
patent: 6157570 (2000-12-01), Nachumovsky
patent: 6169691 (2001-01-01), Pasotti et al.
patent: 6181605 (2001-01-01), Hollmer et al.
patent: 6205056 (2001-03-01), Pan et al.
patent: 6215148 (2001-04-01), Eitan
patent: 6240032 (2001-05-01), Fukumoto
patent: 6240040 (2001-05-01), Akaogi et al.
patent: 6292394 (2001-09-01), Cohen et al.
patent: 6304485 (2001-10-01), Harari et al.
patent: 6331950 (2001-12-01), Kuo et al.
patent: 6396741 (2002-05-01), Bloom et al.
patent: 6490204 (2002-12-01), Bloom et al.
patent: 2002/0132436 (2002-09-01), Ellyahu et al.
patent: 2002/0191465 (2002-12-01), Maayan et al.
patent: 0693781 (1996-01-01), None
patent: WO 96/25741 (1996-08-01), None
Roy, Anirban “Characterization and Modeling of Charge Trapping and Retention in Novel Multi-Dielectic Nonvolatile Semiconductor Memory Device, ” Doctoral Dissertation, Sherman Fairchild Center, Department of Computer Science and Electrical Engineering, pp. 1-35, 1989.
Bude et al., “EEPROM/Flash Sub 3.0V Drain -Source Bias Hot Carrier Writing”, IEDM 95, pp. 989-992.
Bude et al., “Modeling Nonequilibrium Hot Carrier Device Effects”, Conferences of Insulator Specialists of Europe, Sweden, Jun. 1997.
Lin et al., “Novel Source-Controlled Self-Verified Programming for Multilevel EEPROM's”, IEEE Transactions on Electron Devices, vol. 47, No. 6, Jun. 2000, pp. 1166-1174.
Shor et al., U.S. Appl. No. 10/354,050, filed Jan. 30, 2003.
Lavan Avi
Polansky Yan
Eitan Law Group
Nguyen Hiep T.
LandOfFree
Memory array programming circuit and a method for using the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory array programming circuit and a method for using the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array programming circuit and a method for using the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3829419