Byte slice based DDR timing closure

Details Byte slice based DDR timing closure Byte slice based DDR timing closure

2007-07-17

2007-07-17

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

10917693

ABSTRACT:
Presented herein is a system and method for byte slice based DDR timing closure. In one embodiment, there is presented a method for synthesizing/laying out a dual data rate memory, said method comprising synthesizing/laying out a portion of the dual data rate memory; replicating the portion; and placing the synthesized/laid out portion and the replicated portions in proximity to a corresponding plurality of pads.

REFERENCES:
patent: 6151568 (2000-11-01), Allen et al.
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6539536 (2003-03-01), Singh et al.
patent: 7047372 (2006-05-01), Zeitler et al.
patent: 7055113 (2006-05-01), Broberg et al.
patent: 2004/0261050 (2004-12-01), Broberg et al.
patent: 2005/0125751 (2005-06-01), Miller et al.
patent: 2005/0149898 (2005-07-01), Hakewill et al.
Camposano, “From Behavior to Structure High-Level Synthesis”, IEEE Design & Test of Computers, vol. 7, No. 5, Oct. 1990, pp. 8-19.
Hascsi et al., “High-Level Synthesis of an Enhanced Connex Memory”, 1996 International Semiconductor Conference, vol. 1, Oct. 9-12, 1996, pp. 163-166.
O'Connor et al., “Automated Synthesis of Current-Memory Cells”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, No. 4, Apr. 2000, pp. 413-424.
Chen, “Data Path Synthesis in Digital Electronics .I. Memory Allocation”, IEEE Transactions on Aerospace and Electronic Systems, vol. 32, No. 1, Jan. 1996, pp. 2-15.
Berthet et al., “Synthesis of VHDL Arrays on RAM Cells”, European Design Automation Conference, Sep. 7-10, 1992, pp. 726-731.
Aloqeely, “A Simple Alternative for Storage Allocation in High-Level Synthesis”, Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, vol. 6, May 31-Jun. 3, 1998, pp. 377-380.
Prakash et al., “Synthesis of Application-Specific Multiprocessor Systems Including Memory Components”, Proceedings of the International Conference on Application Specific Array Processors, Aug. 4-7, 1992, pp. 118-132.
Hettiaratchi et al., “Performance-Area Trade-Off of Address Generators for Address Decoder-Decoupled Memory”, 2002 Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Mar. 4-8, 2002, pp. 902-908.
Gharsalli et al., “Automatic Generation of Embedded Memory Wrapper for Multiprocessor SoC”, 2002 Proceedings of 39th Design Automation Conference, Jun. 10-14, 2002, pp. 596-601.
Suresh et al., “Synthesizable RAM-Alternative to Low Configuration Compiler Memory for Die Area Reduction”, Thirteenth International Conference on VLSI Design, Jan. 3-7, 2000, pp. 512-517.

Affiliated with

Also associated with

Rating

Byte slice based DDR timing closure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Byte slice based DDR timing closure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Byte slice based DDR timing closure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3820505