Circuit re-synthesis and method for delay variation tolerance

Details Circuit re-synthesis and method for delay variation tolerance Circuit re-synthesis and method for delay variation tolerance

2007-05-29

2007-05-29

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Reliability

Redundant

C326S008000, C326S009000, C326S014000

Reexamination Certificate

active

11014170

ABSTRACT:
By adding redundant logic gates into a circuit without changing function of the whole circuit, the present invention can tolerate certain delay variations. The present invention can be applied in the IC industries to improve the yield in semiconductor manufacturing.

REFERENCES:
patent: 4839855 (1989-06-01), Van Driel
patent: 2004/0230935 (2004-11-01), Samudrala et al.

Affiliated with

Also associated with

Rating

Circuit re-synthesis and method for delay variation tolerance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit re-synthesis and method for delay variation tolerance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit re-synthesis and method for delay variation tolerance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3809666