Integrated circuit memory device having write latency function

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189011, C365S222000

Reexamination Certificate

active

11059216

ABSTRACT:
A memory device includes an interconnect with mask pins and a memory core for storing data. A memory interface circuit is connected between the interconnect and the memory core. The memory interface circuit selectively processes write mask data from the mask pins or precharge instruction signals from the mask pins.

REFERENCES:
patent: 3950735 (1976-04-01), Patel
patent: 4183095 (1980-01-01), Ward
patent: 4315308 (1982-02-01), Jackson
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4337523 (1982-06-01), Hotta et al.
patent: 4445204 (1984-04-01), Nishiguchi
patent: 4499536 (1985-02-01), Gemma et al.
patent: 4528661 (1985-07-01), Bahr et al.
patent: 4637018 (1987-01-01), Flora et al.
patent: 4646270 (1987-02-01), Voss
patent: 4712190 (1987-12-01), Guglielmi et al.
patent: 4719602 (1988-01-01), Hag et al.
patent: 4755937 (1988-07-01), Glier
patent: 4763249 (1988-08-01), Bomba et al.
patent: 4792926 (1988-12-01), Roberts
patent: 4792929 (1988-12-01), Olson et al.
patent: 4799199 (1989-01-01), Scales, III et al.
patent: 4800530 (1989-01-01), Itoh et al.
patent: 4821226 (1989-04-01), Christopher et al.
patent: 4825411 (1989-04-01), Hamano
patent: 4845664 (1989-07-01), Anthias et al.
patent: 4845677 (1989-07-01), Chappell et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4866675 (1989-09-01), Kawashima
patent: 4875192 (1989-10-01), Matsumoto
patent: 4882712 (1989-11-01), Ohno et al.
patent: 4891791 (1990-01-01), Iijima
patent: 4916670 (1990-04-01), Suzuki et al.
patent: 4920483 (1990-04-01), Pogue et al.
patent: 4928265 (1990-05-01), Higuchi et al.
patent: 4937734 (1990-06-01), Bechtiksheim
patent: 4945516 (1990-07-01), Kashiyama
patent: 4953128 (1990-08-01), Kawai
patent: 5001672 (1991-03-01), Ebbers et al.
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5111386 (1992-05-01), Fujishima et al.
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5179687 (1993-01-01), Hidaka et al.
patent: 5260905 (1993-11-01), Mori
patent: 5276858 (1994-01-01), Oak et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5305278 (1994-04-01), Inoue
patent: 5311483 (1994-05-01), Takasugi
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5323358 (1994-06-01), Toda et al.
patent: 5327390 (1994-07-01), Takasugi
patent: 5337285 (1994-08-01), Ware et al.
patent: 5339276 (1994-08-01), Taksugi
patent: 5341341 (1994-08-01), Fukuzo
patent: 5345573 (1994-09-01), Bowden, III et al.
patent: 5365489 (1994-11-01), Jeong
patent: 5381376 (1995-01-01), Kim et al.
patent: 5381538 (1995-01-01), Amini et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5386385 (1995-01-01), Stephens, Jr.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5404338 (1995-04-01), Murai et al.
patent: 5404463 (1995-04-01), McGarvey
patent: 5432468 (1995-07-01), Moriyama et al.
patent: 5444667 (1995-08-01), Obara
patent: 5452401 (1995-09-01), Lin
patent: 5455803 (1995-10-01), Kodama
patent: 5471607 (1995-11-01), Garde
patent: 5483640 (1996-01-01), Isfeld et al.
patent: 5504874 (1996-04-01), Galles et al.
patent: 5508960 (1996-04-01), Pinkham
patent: 5511024 (1996-04-01), Ware et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5548786 (1996-08-01), Amini et al.
patent: 5553248 (1996-09-01), Melo et al.
patent: 5598376 (1997-01-01), Merritt et al.
patent: 5611058 (1997-03-01), Moore et al.
patent: 5638531 (1997-06-01), Crump et al.
patent: 5649161 (1997-07-01), Andrade et al.
patent: 5655113 (1997-08-01), Leung
patent: 5659515 (1997-08-01), Matsuo et al.
patent: 5673226 (1997-09-01), Yumitori et al.
patent: 5680361 (1997-10-01), Ware et al.
patent: 5715407 (1998-02-01), Barth et al.
patent: 5748914 (1998-05-01), Barth et al.
patent: 5758132 (1998-05-01), Strålin
patent: 5764963 (1998-06-01), Ware et al.
patent: 5765020 (1998-06-01), Barth et al.
patent: 5774409 (1998-06-01), Yamazaki et al.
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5781918 (1998-07-01), Lieberman et al.
patent: 5793227 (1998-08-01), Goldrian
patent: 5796995 (1998-08-01), Nasserbakht et al.
patent: 5802356 (1998-09-01), Gaskins et al.
patent: 5805873 (1998-09-01), Roy
patent: 5815693 (1998-09-01), McDermott et al.
patent: 5844855 (1998-12-01), Ware et al.
patent: 5870350 (1999-02-01), Bertin et al.
patent: 5872996 (1999-02-01), Barth et al.
patent: 5884100 (1999-03-01), Normoyle et al.
patent: 5886948 (1999-03-01), Ryan
patent: 5896545 (1999-04-01), Barth et al.
patent: 5917760 (1999-06-01), Millar
patent: 5918058 (1999-06-01), Budd
patent: 5940340 (1999-08-01), Ware et al.
patent: 5956284 (1999-09-01), Ware et al.
patent: 5970019 (1999-10-01), Suzuki et al.
patent: 5987620 (1999-11-01), Tran
patent: 6006290 (1999-12-01), Suh
patent: 6035369 (2000-03-01), Ware et al.
patent: 6065092 (2000-05-01), Roy
patent: 6075730 (2000-06-01), Barth et al.
patent: 6134638 (2000-10-01), Olarig et al.
patent: 6209071 (2001-03-01), Barth et al.
patent: 6226723 (2001-05-01), Gustavson et al.
patent: 6260097 (2001-07-01), Farmwald et al.
patent: 6263448 (2001-07-01), Tsern et al.
patent: 6266285 (2001-07-01), Farmwald et al.
patent: 6266737 (2001-07-01), Ware et al.
patent: 6304937 (2001-10-01), Farmwald et al.
patent: 6314051 (2001-11-01), Farmwald et al.
patent: 6321316 (2001-11-01), Manning
patent: 6343352 (2002-01-01), Davis et al.
patent: 6401167 (2002-06-01), Barth et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6493789 (2002-12-01), Ware et al.
patent: 6496897 (2002-12-01), Ware et al.
patent: 6570873 (2003-05-01), Isoyama et al.
patent: 6640292 (2003-10-01), Barth et al.
patent: 6681288 (2004-01-01), Ware et al.
patent: 6701446 (2004-03-01), Tsern et al.
patent: 6757779 (2004-06-01), Nataraj et al.
patent: 6934201 (2005-08-01), Ware et al.
patent: 0339224 (1989-11-01), None
patent: 0535670 (1993-04-01), None
patent: 0561370 (1993-09-01), None
patent: 0638858 (1995-02-01), None
patent: 0778575 (1997-06-01), None
patent: 2695227 (1994-03-01), None
patent: SHO 58-192154 (1983-11-01), None
patent: SHO 61-107453 (1986-05-01), None
patent: SHO 61-160556 (1986-10-01), None
patent: SHO 62-016289 (1987-01-01), None
patent: SHO 63-034795 (1988-02-01), None
patent: SHO 63-091766 (1988-04-01), None
patent: SHO 63-217452 (1988-09-01), None
patent: SHO 63-239676 (1988-10-01), None
patent: SHO 01-236494 (1989-09-01), None
Gillingham, Peter, “SLDRAM Architectural and Functional Overview”, SLDRAM Consortium, Aug. 29, 1997.
Gillingham, Peter and Vogley, Bill, “SLDRAM: High-Performance, Open-Standard Memory”,IEEE Micro, v.17, n.6, pp. 29-30, Nov. 1997.
Kristiansen, E.H., Alnes, Knut, Bakka, Bjorn O, and Jenssen, Mant, “Scalable Coherent Interface”, Eurobus Conference Proceedings, May 1989.
MoSys, Inc., MD904 to MD920, ½ to 2½ MByte Multibank DRAM (MDRAM9®) 128K×32 to 656K×32 Preliminary Information, 1996.
Rambus Inc, 16/18Mbit (2M×8/9) & 64/72Mbit (8M×8/9) Concurrent RDRAM Data Sheet, Jul. 1996.
Rambus Inc., 8/9-Mbit (1M×8/9) and 16/18 (2M×8/9) RDRAM Data Sheet, Mar. 1996.
SLDRAM Inc., “400 Mb/s/pin SLDRAM”, Jul. 9, 1998.
Pryzbylski, S.A., “New DRAM Technologies, A Comprehensive Analysis of the New Architectures,” pp. iii-iv, 19-21, 38-58, 77-203 (MicroDesign Resource 1994).
TMS626402, “2097 152?Word by Bank Synchronous Dynamic Random?Access Memory,” Texas Instruments, 1994, pp. 5?3?5?23.
“Architectural Overview,” Rambus Inc., 1992, p. 1-24.
“MT4LC4M4E9 (S) 4 MEG X DRAM,” Micron Semiconductor, Inc., 1994, pp. 1-183/1-196.
“M5M4V16807ATP-10, 12-, -15 Target Spec. (Rev. p. 3),” Mitsubishi Electric, May 7, 1003, pp. 1-36.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuit memory device having write latency function does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit memory device having write latency function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory device having write latency function will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3800375

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.