Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-23
2007-01-23
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10875128
ABSTRACT:
A user-defined memory design is mapped to memories of a base platform for an IC that contains a plurality of memory sets, each containing a plurality of memories of a predetermined type. An optimal memory set is selected from the plurality of memory sets for the design by selecting a preference rate for each memory set from the plurality of sets based on the design and its connections to portions of the IC, and selectively assigning the design to one of the memory sets based on the preference rate. The design is optimally mapped to a plurality of memories of the selected memory set by defining an index of the position of each customer memory in the selected memory set. The customer memories in the selected memory set are arranged in an order, and successive numbers of memories of the selected memory set are assigned to each customer memory in order.
REFERENCES:
patent: 4400794 (1983-08-01), Koos
patent: 6601205 (2003-07-01), Lehmann et al.
patent: 6611952 (2003-08-01), Prakash et al.
patent: 6871328 (2005-03-01), Fung et al.
patent: 2004/0193829 (2004-09-01), Woo et al.
patent: 2005/0240746 (2005-10-01), Nikitin et al.
U.S. Appl. No. 10/688,460, filed Oct. 17, 2003, Process and Apparatus for Fast Assignment of Objects to a Rectangle (22 pages).
U.S. Appl. No. 10/694,208, filed Oct. 27, 2003, Process and Apparatus for Placement of Cells in an IC During Floorplan Creation (26 pages).
U.S. Appl. No. 10/830,739, Process and Apparatus for Memory Mapping (26 pages).
Andreev Alexander E.
Nikitin Andrey A.
Scepanovic Ranko
Dinh Paul
LSI Logic Corporation
Memula Suresh
Westman Champlin & Kelly
LandOfFree
Yield driven memory placement system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Yield driven memory placement system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yield driven memory placement system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3785425