Circuit for reducing programmable logic pin counts for large...

Details Circuit for reducing programmable logic pin counts for large... Circuit for reducing programmable logic pin counts for large...

2007-03-06

2007-03-06

Chang, Daniel (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000, C326S101000

Reexamination Certificate

active

10956210

ABSTRACT:
A circuit board includes a large scale logic device and at least one outrigger device wherein signals having a transmission delay budget that exceed a threshold value are produced to the outrigger device for coupling to circuit devices of the circuit board that are external to the large scale logic device. One embodiment of the invention comprises a plurality of outrigger devices that communicate with the large scale logic device by way of parallel data buses, as well as multi-gigabit transceiver data lines. Logic within the outrigger devices is generally limited to signal routing and transmission logic. The large scale logic device further comprises logic to transmit and receive signals to and from the outrigger devices in a way that is transparent to internal logic of the large scale logic device.

REFERENCES:
patent: 6526461 (2003-02-01), Cliff
U.S. Appl. No. 10/956,235, filed Sep. 30, 2004, Trimberger.

Affiliated with

Also associated with

Rating

Circuit for reducing programmable logic pin counts for large... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for reducing programmable logic pin counts for large..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for reducing programmable logic pin counts for large... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3768730