Semiconductor device manufacturing: process – Semiconductor substrate dicing
Reexamination Certificate
2007-05-29
2007-05-29
Tran, Thien F (Department: 2811)
Semiconductor device manufacturing: process
Semiconductor substrate dicing
C438S462000, C257S620000
Reexamination Certificate
active
10891955
ABSTRACT:
A method of forming a crack prevention ring at the exterior edge of an integrated circuit to prevent delamination and cracking during the separation of the integrated circuits into individual die. The crack prevention ring extends vertically into a semiconductor workpiece to at least a metallization layer of the integrated circuit. The crack prevention ring may be formed simultaneously with the formation of test pads of the integrated circuits. The crack prevention ring may be partially or completely filled with conductive material. An air pocket may be formed within the crack prevention ring beneath a passivation layer of the integrated circuit. The crack prevention ring may be removed during the singulation process. An optional seal ring may be formed between the crack prevention ring and the integrated circuit.
REFERENCES:
patent: 5891808 (1999-04-01), Chang et al.
patent: 6162583 (2000-12-01), Yang et al.
patent: 6300223 (2001-10-01), Chang et al.
patent: 6412786 (2002-07-01), Pan
patent: 6566735 (2003-05-01), Minn et al.
patent: 2005/0093169 (2005-05-01), Kajita
Wang Ping-Wei
Wu Chii-Ming Morris
Slater & Matsil L.L.P.
Taiwan Semiconductor Manufacturing Company , Ltd.
Tran Thien F
LandOfFree
Method of manufacturing semiconductor device with crack... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device with crack..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device with crack... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3761091