Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-05-22
2007-05-22
Myers, Paul R. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S106000, C326S082000, C326S030000
Reexamination Certificate
active
09644463
ABSTRACT:
A simultaneous bidirectional port coupled to a bus includes a synchronization circuit that synchronizes the port with another simultaneous data port coupled to the same bus. The synchronization circuit includes an output driver having an imbalanced output impedance, and includes a receiver with input hysteresis. The input hysteresis of the receiver is not satisfied unless both drivers with imbalanced output impedance coupled to the bus assert an output signal. Each driver asserts a signal on the bus when initialization of the corresponding simultaneous bidirectional port is complete. When both simultaneous bidirectional ports are initialized, the hysteresis of the receivers is satisfied, and each port is notified that both have been initialized.
REFERENCES:
patent: 4280221 (1981-07-01), Chun et al.
patent: 4363121 (1982-12-01), Schlyter
patent: 4477896 (1984-10-01), Aker
patent: 4535294 (1985-08-01), Ericksen et al.
patent: 4573168 (1986-02-01), Henze et al.
patent: 4624006 (1986-11-01), Rempfer et al.
patent: 5128962 (1992-07-01), Kerslake et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5164960 (1992-11-01), Winen et al.
patent: 5179577 (1993-01-01), Ilyadis
patent: 5216667 (1993-06-01), Chu et al.
patent: 5218239 (1993-06-01), Boomer
patent: 5253249 (1993-10-01), Fitzgerald et al.
patent: 5261105 (1993-11-01), Potter et al.
patent: 5296756 (1994-03-01), Patel et al.
patent: 5325355 (1994-06-01), Oprescu et al.
patent: 5347177 (1994-09-01), Lipp
patent: 5457406 (1995-10-01), Takada et al.
patent: 5481207 (1996-01-01), Crafts
patent: 5490171 (1996-02-01), Epley et al.
patent: 5530377 (1996-06-01), Walls
patent: 5534812 (1996-07-01), Cao et al.
patent: 5541535 (1996-07-01), Cao et al.
patent: 5578939 (1996-11-01), Beers et al.
patent: 5579336 (1996-11-01), Fitzgerald et al.
patent: 5604450 (1997-02-01), Borkar et al.
patent: 5663661 (1997-09-01), Dillon et al.
patent: 5778204 (1998-07-01), Van Brunt et al.
patent: 5790811 (1998-08-01), Hewitt
patent: 5793248 (1998-08-01), Lee et al.
patent: 5818884 (1998-10-01), Reymond
patent: 5841827 (1998-11-01), Chevallier
patent: 5860134 (1999-01-01), Cowell
patent: 5872471 (1999-02-01), Ishibashi et al.
patent: 5903167 (1999-05-01), Sanwo et al.
patent: 5948094 (1999-09-01), Solomon et al.
patent: 6002882 (1999-12-01), Garde
patent: 6020767 (2000-02-01), Livolsi
patent: 6037811 (2000-03-01), Ozguc
patent: 6040714 (2000-03-01), Klein
patent: 6087847 (2000-07-01), Mooney et al.
patent: 6087853 (2000-07-01), Huber et al.
patent: 6107856 (2000-08-01), Bitting
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6127849 (2000-10-01), Walker
patent: 6133749 (2000-10-01), Hansen et al.
patent: 6157206 (2000-12-01), Taylor et al.
patent: 6175253 (2001-01-01), Maiyuran et al.
patent: 6188237 (2001-02-01), Suzuki et al.
patent: 6225819 (2001-05-01), Rees et al.
patent: 6226331 (2001-05-01), Gambuzza
patent: 6256234 (2001-07-01), Keeth et al.
patent: 6324596 (2001-11-01), Houg
patent: 6329843 (2001-12-01), Hirata et al.
patent: 6366867 (2002-04-01), Sine et al.
patent: 6424175 (2002-07-01), Vangal et al.
patent: 6445170 (2002-09-01), Pangal et al.
patent: 6448811 (2002-09-01), Narendra et al.
patent: 6452428 (2002-09-01), Mooney et al.
patent: 6507225 (2003-01-01), Martin et al.
patent: 6529037 (2003-03-01), Haycock et al.
patent: 6549964 (2003-04-01), Lai et al.
patent: 6597198 (2003-07-01), Haycock et al.
patent: 6708277 (2004-03-01), Morris et al.
patent: 6791356 (2004-09-01), Haycock et al.
patent: 6803790 (2004-10-01), Haycock et al.
patent: 1 014 615 (1999-11-01), None
Comer, D.T., et al., “A CMOS Voltage to Current Converter for Low-Voltage Applications”,This informtion is directly from Donald T. Comer's web site:http://www.ee.byu.edu/faculty/comerdt/publications.html, 13 p., (Feb. 11, 1997).
Filanovsky, I.M., “Voltage Reference Using Mutual Compensation of Mobility and Threshold Voltage Temperature Effects”,ISCAS 2000- IEEE International Symposium on Circuits and Systems, pp. V197-V200, (May 2000).
Haycock, M., et al., “A 2.5Gb/s Bidirectional Signaling Technology”,Hot Interconnects Symposium V, pp. 1-8, (Aug. 1997).
Lee, S., et al., “A Temperature and Supply-Voltage Insensitive CMOS Current Reference”,IEICE Trans. Electron, vol. E82-C (8), pp. 1562-1566, (Aug. 1999).
Horowitz, Paul, et al., “The Art of Electronics, Second Edition”,Cambridge University Press, Comparators and Schmitt Trigger, (1989), 231-232.
Haycock Matthew B.
Pangal Amaresh
Myers Paul R.
Phan Raymond N
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Simultaneous bidirectional port with synchronization circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simultaneous bidirectional port with synchronization circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous bidirectional port with synchronization circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3759347