Static information storage and retrieval – Systems using particular element – Magnetoresistive
Reexamination Certificate
2007-01-23
2007-01-23
Hur, J. H. (Department: 2824)
Static information storage and retrieval
Systems using particular element
Magnetoresistive
C365S171000, C365S173000, C365S210130, C365S063000, C365S066000, C365S051000
Reexamination Certificate
active
10805315
ABSTRACT:
Memory cell arrays include a data cell array, a reference cell array and a dummy cell array. First read word lines are connected respectively to the gates of the read selection switches of the data cells. Second read word lines are connected respectively to the gates of the read selection switches of the reference cells. The gates of the read selection switches of the dummy cells are also connected respectively to the first and second read word lines but the dummy cells do not function as memory cells because the read selection switch and the MTJ element are cut apart in each of the dummy cells.
REFERENCES:
patent: 6081445 (2000-06-01), Shi et al.
patent: 6349054 (2002-02-01), Hidaka
patent: 6545906 (2003-04-01), Savtchenko et al.
patent: 6760251 (2004-07-01), Hidaka
patent: 6809976 (2004-10-01), Ooishi
patent: 6879513 (2005-04-01), Ooishi
patent: 2003/0043620 (2003-03-01), Ooishi
patent: 5-250889 (1993-09-01), None
patent: 8-321196 (1996-12-01), None
patent: 2002-170376 (2002-06-01), None
patent: 2003-178573 (2003-06-01), None
patent: 2003-297072 (2003-10-01), None
Roy Scheuerlein, et al., “A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in Each Cell”, IEEE International Solid-State Circuits Conference, ISSCC/Session 7/TD: Emerging Memory & Device Technologies/Paper TA 7.2, Feb. 2000, pp. 128-129.
Roy Scheuerlein, et al., “A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in Each Cell”, IEEE Slide Supplement, ISSCC/Session 7/TD: Emerging Memory & Device Technologies/Paper TA 7.2, Feb. 2000, pp. 94-95 and 409-410.
M. Durlam, et al., “Nonvolatile RAM Based on Magnetic Tunnel Junction Elements”, IEEE Slide Supplement, ISSCC/Session 7/TD: Emerging Memory & Device Technologies, Paper TA 7.3, Feb. 2000, pp. 96-97.
M. Durlam, et al., “Nonvolatile RAM Based on Magnetic Tunnel Junction Elements”, IEEE International Solid-State Circuits Conference, ISSCC/Session 7/TD: Emerging Memory & Device Technologies, Paper TA 7.3, Feb. 2000, pp. 130-131.
A. R. Sitaram, et al., “A 0.18μm Logic-Based MRAM Technology for High Performance Nonvolatile Memory Applications”, Symposium on VLSI Technology Digest of Technical Papers, Jul. 2003, pp. 15-16.
Takeshi Honda, et al., “MRAM-Writing Circuitry to Compensate for Thermal-Variation of Magnetization-Reversal Current”, IEEE, Symposium on VSLI Circuits Digest of Technical Papers, Jul. 2002, (2 pages).
A. Bette, et al., “A High-Speed 128Kbit MRAM Core For Future Universal Memory Applications”, 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jul. 2002, pp. 217-220.
Gitae Jeong, et al., A 0.24μm 2.0V 1T1MT J 16kb Magnetoresistance RAM With Self Reference Sensing, IEEE International Solid-State Circuits Conference, ISSCC/Session 16/Non-Volatile Memory/Paper 16.2, Feb. 2003, pp. 280-281.
M. Durlam, et al., “A Low Power 1Mbit MRAM Based on 1T1MTJ Bit Cell Integrated With Copper Interconnects”, IEEE, Symposium on VLSI Circuits Digest of Technical Papers, 2002, (4 pages).
U.S. Appl. No. 10/160,058, filed Jun. 4, 2002, Iwata et al.
U.S. Appl. No. 10/162,605, filed Jun. 6, 2002, Iwata.
U.S. Appl. No. 10/422,971, filed Apr. 25, 2003, Tsuchida et al.
U.S. Appl. No. 10/431,369, filed May 8, 2003, Iwata.
U.S. Appl. No. 10/621,886, filed Jul. 18, 2003, Tsuchida et al.
LandOfFree
Magnetic random access memory with a reference cell array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Magnetic random access memory with a reference cell array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Magnetic random access memory with a reference cell array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3756713