Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1997-07-31
2000-03-07
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714710, G11C 2900
Patent
active
060354321
ABSTRACT:
A computer system includes a memory controller that interfaces a memory requester with a memory device that may include defective memory cells. For each of plural memory blocks, defective bit sets having one or more defective memory cells are identified. A bit set error map is created and stored which identifies the defective bit sets of each of the memory blocks. In response to receiving from the memory requester a request for access to a requested storage location of the memory device, a determination is made from the error map whether the storage location is in a memory block that includes one or more defective bit sets. If the error map indicates that the requested storage location is in a memory block with one or more defective bit sets, then a determination is made from the error map which of the bit sets are defective. To execute the memory access request, the memory controller accesses the non-defective bit sets to which the detective bit sets have been mapped.
REFERENCES:
patent: 4479214 (1984-10-01), Ryan
patent: 5233614 (1993-08-01), Singh
patent: 5379415 (1995-01-01), Papenberg et al.
patent: 5410545 (1995-04-01), Porter et al.
patent: 5535328 (1996-07-01), Harari et al.
patent: 5546402 (1996-08-01), Nijima et al.
patent: 5553231 (1996-09-01), Papenberg et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5754753 (1998-05-01), Smelser
patent: 5758056 (1998-05-01), Barr
patent: 5862314 (1999-01-01), Jeddeloh
MindShare, Inc., Anderson and Shanley, "Pentium .TM. Processor System Architecture," Second Edition, PC System Architecture Series: 126-132, 221-234, 1995.
Cady Albert De
Chase Shelly A
Micron Electronics Inc.
LandOfFree
System for remapping defective memory bit sets does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for remapping defective memory bit sets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for remapping defective memory bit sets will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373405