Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-03
2007-04-03
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C703S002000, C703S016000, C324S628000, C324S620000, C324S637000, C324S613000, C324S765010, C702S069000, C702S079000
Reexamination Certificate
active
10711143
ABSTRACT:
A method for computer aided design of semiconductor chips which minimizes sensitivity to latchup is provided. The method evaluates electron transmission, reflection and absorption at geometric shapes that represent components of the semiconductor.
REFERENCES:
patent: 4581578 (1986-04-01), Honma et al.
patent: 5117377 (1992-05-01), Finman
patent: 5337261 (1994-08-01), Rogers
patent: 5559050 (1996-09-01), Alsmeier et al.
patent: 5638286 (1997-06-01), Fujimoto
patent: 5677846 (1997-10-01), Kumashiro
patent: 5774696 (1998-06-01), Akiyama
patent: 5812434 (1998-09-01), Nagase et al.
patent: 6118129 (2000-09-01), Oae et al.
patent: 6490709 (2002-12-01), Kimura et al.
patent: 6493850 (2002-12-01), Venugopal et al.
patent: 6553542 (2003-04-01), Ramaswamy et al.
patent: 6601025 (2003-07-01), Ditlow et al.
patent: 6794674 (2004-09-01), Kusumoto
patent: 7058917 (2006-06-01), Teig et al.
patent: 7096174 (2006-08-01), Beattie et al.
patent: 7103487 (2006-09-01), Roach
patent: 2002/0042698 (2002-04-01), Meuris et al.
patent: 2003/0069722 (2003-04-01), Beattie et al.
patent: 2003/0074641 (2003-04-01), Kimura et al.
patent: 2003/0161526 (2003-08-01), Jupiter et al.
patent: 2005/0261846 (2005-11-01), Roach
patent: 2020039 (1990-01-01), None
NN9610135, “New Devices Using Mixed (Ion and Electron) Conductors”, IBM Technical Disclosure Bulletin, vol. 39, No. 10, Oct. 1996, pp. 135-140 (7 pages).
NN79081265, “Generator for Domain Drag Devices”, IBM Technical Disclosure Bulletin, vol. 22, No. 3, Aug. 1979, pp. 1265-1267 (4 pages).
Maci et al., “Green's Functions of an Infinite Slot Printed Between Two Homogeneous Dielectrics—Part II: Uniform Asymptotic Solution”, IEEE Transactions on Antennas and Propagation, vol. 52, No. 3, Mar. 2004, pp. 666-676.
Aksun et al., “Effcient Calculation of Spurious Radiation From Microstrip Interconnects”, IEEE Antennas and Propagation Society International Symposium, vol. 3, 18 Jul. 1992, pp. 1641-1644.
Calhoun, “A Finite Difference Time Domain (FDTD) Simulation of Electromagnetic Wave Propagation and Scattering in a Partially Conducting Layered Earth”, 1997 IEEE International Goscience and remote Sensing, vol. 2,3 Aug. 1997, pp. 922-924.
Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation, T. Li, et al., Coordinated Science Laboratory, Dept. of Electrical and Computer Engineering University of Illionois at Urbana-Champaign, Urbana, IL (1999), 6 pages, 1999 ACM.
Bipolar Transistor Action And Transport Effects Relating To CMOS Latchup, G. Krieger, IEEE Transactions on Electron Devices, vol. ED-34, No. 8, Aug. 1987, pgs. 1719-1728.
Parasitic Lateral Bipolar Transistors In CMOS, L. Deferm, et al., Solid-State Electronics, vol. 32 No. 2, pgs 103-109, 1989.
A New Analytical Three-Dimensional Model For Substrate Resistance In CMOS Latchup Structures, M. Chen, et al., IEEE Transactions on Electron Devices, vol. ED-33 No. 4 pgs. 489-493, Apr. 1986.
Static and Transient Latchup Simulation Of VLSI-CMOS With An Improved Physical Design Model, M. Strzempa-Depre, et al., IEEE Transactions on Electron Devices, vol. ED-34 No. 6, Jun. 1987, pgs 1290-1296.
A CMOS Model For Computer-Aided Circuit Analysis And Design, J. W. Roberts, et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 1, Feb. 1989, pgs 128-138.
Correlating The Channel, Substrate, Gate And Minority-Carrier Currents In Mosfets, C. Hu et al., IEEE International, Solid-State Circuits Conference, Digest of Technical Papers Feb. 1983, pgs. 88-90.
Voldman Steven H.
Watson Anne E.
International Business Machines - Corporation
Kik Phallaka
Kotulak Richard M.
Whitham Curtis Christofferson & Cook PC
LandOfFree
Methodology of quantification of transmission probability... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methodology of quantification of transmission probability..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methodology of quantification of transmission probability... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3722952