Reed-solomon decoder and decoding method for errors and...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07096409

ABSTRACT:
A single polynomial expander22is time multiplexed to produce firstly a modified syndrome polynomial T(x) and then an erasure located polynomial Λ(x). T(x) is supplied to a key equation solving unit32which solves the key equation to calculate an error locator polynomial σ(x) and an errata evaluator polynomial ω(x). These polynomials σ(x), Λ(x) and ω(x) form three inputs to polynomial evaluators52–56and a Forney block62for determining the location and magnitude of each symbol error and symbol erasure, allowing the received codeword to be corrected in a correction block72. Optionally, a transform block42is provided to avoid unnecessary delay and improve throughput when decoding shortened codewords.

REFERENCES:
patent: 4868828 (1989-09-01), Shao et al.
patent: 5099482 (1992-03-01), Cameron
patent: 5130990 (1992-07-01), Hsu et al.
patent: 5170399 (1992-12-01), Cameron et al.
patent: 5323402 (1994-06-01), Vaccaro et al.
patent: 5373511 (1994-12-01), Veksler
patent: 5377207 (1994-12-01), Perlman
patent: 5517509 (1996-05-01), Yoneda
patent: 5535225 (1996-07-01), Mayhew et al.
patent: 5566190 (1996-10-01), Hattori
patent: 5642367 (1997-06-01), Kao
patent: 5715262 (1998-02-01), Gupta
patent: 5742620 (1998-04-01), Iwamura
patent: 5771244 (1998-06-01), Reed et al.
patent: 5996103 (1999-11-01), Jahanghir
patent: 6131178 (2000-10-01), Fujita et al.
patent: 6256763 (2001-07-01), Oh et al.
patent: 6304994 (2001-10-01), Oh et al.
patent: 6347389 (2002-02-01), Boyer
patent: 6449746 (2002-09-01), Truong et al.
patent: 6639865 (2003-10-01), Kwon
patent: 6704902 (2004-03-01), Shinbashi et al.
patent: 0 133 137 (1985-08-01), None
patent: 0 296 828 (1988-12-01), None
patent: 0 620 654 (1994-10-01), None
patent: 0 918 334 (1999-05-01), None
patent: 97/00559 (1997-01-01), None
U.S. Appl. No. 10/632,123, filed Jul. 30, 2003, Banks et al.
U.S. Appl. No. 10/632,130, filed Jul. 30, 2003, Banks et al.
Berlekamp, E., et al., “A Hypersystolic Reed-Solomon Decoder,”Reed-Solomon Codes and Their Applications, IEEE Press, New York, pp. 205-241 (1994).
Berlekamp, E., “Bit-Serial Reed-Solomon Encoders,”IEEE Transactions on Information Theory, vol. IT-28, No. 6, pp. 869-874 (Nov. 1982).
Berlekamp, E., “Bounded Distance + 1 Soft-Decision Reed-Solomon Decoding,”IEEE Transactions on Information Theory, vol. 42, No. 3, pp. 704-720 (May 1996).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reed-solomon decoder and decoding method for errors and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reed-solomon decoder and decoding method for errors and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reed-solomon decoder and decoding method for errors and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3711836

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.