Memory subsystem including memory modules having multiple banks

Details Memory subsystem including memory modules having multiple banks Memory subsystem including memory modules having multiple banks

2006-02-07

2006-02-07

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

Reexamination Certificate

active

06996686

ABSTRACT:
A memory subsystem including memory modules having multiple banks. A memory subsystem includes a memory controller and a plurality of memory modules. The plurality of memory modules may be coupled to the memory controller by a memory interconnect having a data path including a plurality of data bits. Each of the plurality of memory modules includes a circuit board and a plurality of memory chips mounted to the circuit board. The circuit board includes a connector edge for connection to the memory interconnect. Each of the plurality of memory chips may be configured to store data in a plurality of storage locations. Each of the plurality of memory modules may be coupled to a respective mutually exclusive subset of the plurality of data bits.

REFERENCES:
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4376300 (1983-03-01), Tsang
patent: 4584681 (1986-04-01), Singh et al.
patent: 4604751 (1986-08-01), Aichelmann, Jr. et al.
patent: 4747070 (1988-05-01), Trottier et al.
patent: 5058115 (1991-10-01), Blake et al.
patent: 5077737 (1991-12-01), Leger et al.
patent: 5164944 (1992-11-01), Benton et al.
patent: 5228046 (1993-07-01), Blake et al.
patent: 5228132 (1993-07-01), Neal et al.
patent: 5233614 (1993-08-01), Singh
patent: 5255226 (1993-10-01), Ohno et al.
patent: 5265218 (1993-11-01), Testa et al.
patent: 5270964 (1993-12-01), Bechtolsheim et al.
patent: 5276834 (1994-01-01), Mauritz et al.
patent: 5291496 (1994-03-01), Andaleon et al.
patent: 5490155 (1996-02-01), Abdoo et al.
patent: 5502675 (1996-03-01), Kohno et al.
patent: 5640353 (1997-06-01), Ju
patent: 5682394 (1997-10-01), Blake et al.
patent: 5758056 (1998-05-01), Barr
patent: 5822257 (1998-10-01), Ogawa
patent: 5872790 (1999-02-01), Dixon
patent: 5909541 (1999-06-01), Sampson et al.
patent: 5923682 (1999-07-01), Seyyedy
patent: 5928367 (1999-07-01), Nelson et al.
patent: 5953265 (1999-09-01), Walton et al.
patent: 5978952 (1999-11-01), Hayek et al.
patent: 5987628 (1999-11-01), Von Bokern et al.
patent: 6009548 (1999-12-01), Chen et al.
patent: 6018817 (2000-01-01), Chen et al.
patent: 6038680 (2000-03-01), Olarig
patent: 6044483 (2000-03-01), Chen et al.
patent: 6052818 (2000-04-01), Dell et al.
patent: 6065102 (2000-05-01), Peters et al.
patent: 6070255 (2000-05-01), Dell et al.
patent: 6076182 (2000-06-01), Jeddeloh
patent: 6101614 (2000-08-01), Gonzales et al.
patent: 6115828 (2000-09-01), Tsutsumi et al.
patent: 6125422 (2000-09-01), May
patent: 6141789 (2000-10-01), Cypher
patent: 6158025 (2000-12-01), Brisse et al.
patent: 6167495 (2000-12-01), Keeth et al.
patent: 6181614 (2001-01-01), Aipperspach et al.
patent: 6202110 (2001-03-01), Coteus et al.
patent: 6209056 (2001-03-01), Suh
patent: 6209113 (2001-03-01), Roohparvar
patent: 6223301 (2001-04-01), Santeler et al.
patent: 6233717 (2001-05-01), Choi
patent: 6246616 (2001-06-01), Nagai et al.
patent: 6401167 (2002-06-01), Barth et al.
patent: 6430702 (2002-08-01), Santeler et al.
patent: 6496380 (2002-12-01), Li et al.
patent: 6598199 (2003-07-01), Tetrick
patent: 6651138 (2003-11-01), Lai et al.
patent: 6715116 (2004-03-01), Lester et al.
patent: 6725314 (2004-04-01), Dong
patent: 6775791 (2004-08-01), McAfee
patent: 6785835 (2004-08-01), MacLaren et al.
patent: 2001/0001158 (2001-05-01), Tetrick
patent: 2004/0003165 (2004-01-01), Schulz et al.
patent: 2 226 665 (1990-04-01), None
patent: WO 02080002 (2002-10-01), None
International search report application No. PCT/US 03/38917 mailed Oct. 5, 2004.

Affiliated with

Also associated with

Rating

Memory subsystem including memory modules having multiple banks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory subsystem including memory modules having multiple banks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory subsystem including memory modules having multiple banks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3710183