Performance modeling for circuit design

Details Performance modeling for circuit design Performance modeling for circuit design

2006-02-21

2006-02-21

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C703S002000, C703S014000, C703S015000, C703S016000, C703S021000

Reexamination Certificate

active

07003745

ABSTRACT:
Each circuit simulation performed on unique layout of circuit devices generates a design point (DP) that includes device variable values and performance goal values. Circuit models for at least one performance goal are determined as a function of a first subset of the DPs. A performance goal value is determined for each circuit model based on the device variable values obtained from a second subset of the DPs. Errors are determined between the thus determined value of each performance goal and values of the corresponding performance goals obtained from the second subset of the DPs. Input values of device variables are processed with at least one of the circuit models having the smallest error associated therewith to determine therefor a performance goal value. A layout of the circuit devices is generated based on the input device variable values associated with at least one of the thus determined performance goals.

REFERENCES:
patent: 5051911 (1991-09-01), Kimura et al.
patent: 5313398 (1994-05-01), Rohrer et al.
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5918200 (1999-06-01), Tsutsui et al.
patent: 6090149 (2000-07-01), Nair et al.
patent: 6110214 (2000-08-01), Klimasauskas
patent: 6327557 (2001-12-01), Croix
patent: 6405364 (2002-06-01), Bowman-Amuah
patent: 6587992 (2003-07-01), Marple
patent: 6625785 (2003-09-01), Chatterjee et al.
patent: 6662348 (2003-12-01), Naylor et al.
patent: 6772106 (2004-08-01), Mahlke et al.
patent: 6802045 (2004-10-01), Sonderman et al.
patent: 6910192 (2005-06-01), McConaghy
patent: 2003/0131333 (2003-07-01), Rutenbar et al.
patent: 2004/0095907 (2004-05-01), Agee et al.
Lu et al., “A new algorithm for ARMA model parameter estimation using group method of data handling”, Apr. 8-9, 2000, Bioengineering Conference, 2000. Proceedings of the IEEE 26th Annual Northeast,Page(s): 127-128, Digital Object Identifier 10.1109/NEBC.2.
Sakaguchi et al., “A design of generalized minimum variance controllers using a GMDH-type neural network for nonlinear systems”, 1999, Systems, Man, and Cybernetics, IEEE Conference Proceedings. IEEE International Conference on,vol.4, pp.: 1090-1095.
Bleszynski, E. et al. (Sep.-Oct.1996). “AIM: Adaptive integral method for solving large-scale electromagnetic scattering and radiation problems,”Radio Science, 31(5):1225-1251.
Celestry Design Technologies, Inc. (2001).BSIMPro+™ User Manual—Basic Operations. Version 2001.3, pp. vii-xiii. (Table of Contents).
Celestry Design Technologies, Inc. (2001).BSIMPro+™ User Manual—Device Modeling Guide. Version 2001.3, pp. vii-xii. (Table of Contents).
Cook, P. W. (Sep. 1984). “Constraint solver for generalized IC layout,”IBM Journal of Research and Development, 28(5):581-589.
Cormen, T. H. et al. (2001).Introduction to Algorithms. 2nd Edition, McGraw-Hill Book Company, pp. 588-605.
Foty, D. P. (1997).MOSFET Modeling with SPICE: Principles and Practice. PTR Prentice Hall: Upper Saddle River, NJ, pp. v-ix (Table of Contents).
Ling, F. et al. (May 2000). “An Efficient Algorithm for Analyzing Large-Scale Microstrip Structures Using Adaptive Integral Method Combined with Discrete Complex-Image Method,”IEEE Transactions on Microwave Theory and Techniques, 48(5):832-839.
Liu, W. (2001).MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4John Wiley & Sons, Inc. pp. vii-x (Table of Contents).
Phillips, J. R. et al. (Oct. 1997). “A Precorrected-FFT Method for Electrostatic Analysis of Complicated 3-D Structures,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(10):1059-1072.
Johan Suykens; “A (short) Introduction To Support Vector Machines and Kemelbased (sic) Learning”; ESANN 2003, Bruges, Belgium, Apr. 2003; pp. 1-20.
Marti A. Hearst; “Support Vector Machines”; University Of California Berkley; Jul./Aug. 1998; pp. 18-28.
Group Method of Data Handling (GMDH); http://www.gmdh.net; printed May 28, 2003; 25 Pages.

Affiliated with

Also associated with

Rating

Performance modeling for circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performance modeling for circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance modeling for circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3702824