Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-11-07
2006-11-07
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C712S229000, C712S043000
Reexamination Certificate
active
07134047
ABSTRACT:
A computer system includes processor having dual execution cores and a non-volatile memory that stores an error recovery routine. The processor's execution cores operate in lock step when the processor is in a redundant execution mode, and they operate independently when the processor is in a split execution mode. The error recovery routine is invoked when the processor detects a soft error while operating in the redundant execution mode. The error recovery routine switches the processor to split execution mode. In split mode, each execution core saves uncorrupted processor state data to a designated memory location and updates any corrupted data with corresponding processor state data from the other execution core. The error recovery routine returns the processor to redundant mode, initializes each execution core with the recovered processor state data, and returns control of the processor to the program thread that was executing when the soft error was detected.
REFERENCES:
patent: 4453215 (1984-06-01), Reid
patent: 4553215 (1985-11-01), Masuda et al.
patent: 4912707 (1990-03-01), Kogge et al.
patent: 5475856 (1995-12-01), Kogge
patent: 5504859 (1996-04-01), Gustafson et al.
patent: 5530802 (1996-06-01), Fuchs et al.
patent: 5664214 (1997-09-01), Taylor et al.
patent: 5748873 (1998-05-01), Ohguro et al.
patent: 6279119 (2001-08-01), Bissett et al.
patent: 6393582 (2002-05-01), Klecka et al.
patent: 2003/0167389 (2003-09-01), Soltis et al.
patent: 2004/0006722 (2004-01-01), Safford
patent: 2004/0078650 (2004-04-01), Safford et al.
patent: 2004/0078651 (2004-04-01), Safford et al.
patent: 2005/0149776 (2005-07-01), Hinrichs
patent: 2005/0240810 (2005-10-01), Safford et al.
patent: 2005/0240811 (2005-10-01), Safford et al.
patent: 0315303 (1989-05-01), None
patent: 0411805 (1991-02-01), None
patent: WO 99/66407 (1999-12-01), None
Keith Diefendorff, Microprocessor Report, Nov. 15, 1999, pp. 8, vol. 13, No. 15.
Keith Diefendorff, Power4 Focuses on Memory Bandwidth, Oct. 6, 1999, pp. 11-17.
Beausoliel Robert
McCarthy Christopher
LandOfFree
Firmwave mechanism for correcting soft errors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Firmwave mechanism for correcting soft errors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Firmwave mechanism for correcting soft errors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3702165