Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2006-12-05
2006-12-05
Tran, Michael (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S236000
Reexamination Certificate
active
07145814
ABSTRACT:
There is provided a RAS time control circuit for use in a semiconductor memory device. The RAS time control circuit includes a counter for counting the number of external clocks, a comparator for comparing the counted clock number with a preset comparison reference value, a RAS controller for determining a delay time of an internal RAS signal from the comparison result of the comparator, and an internal RAS generator for maintaining an internal RAS signal according to an instruction of the RAS controller.
REFERENCES:
patent: 4934826 (1990-06-01), Miyatake et al.
patent: 5157630 (1992-10-01), Suwa et al.
patent: 5268865 (1993-12-01), Takasugi
patent: 5311483 (1994-05-01), Takasugi
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5530944 (1996-06-01), Stones
patent: 6108252 (2000-08-01), Park
patent: 6215709 (2001-04-01), Wright et al.
patent: 6246614 (2001-06-01), Ooishi
patent: 6343043 (2002-01-01), Kai et al.
patent: 2002/0003747 (2002-01-01), Yahata et al.
patent: 2003-168292 (2003-06-01), None
patent: 2003-297082 (2003-10-01), None
patent: 1999-020992 (1999-03-01), None
Hynix / Semiconductor Inc.
McDermott Will & Emery LLP
Tran Michael
LandOfFree
RAS time control circuit and method for use in DRAM using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RAS time control circuit and method for use in DRAM using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RAS time control circuit and method for use in DRAM using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3687286