Multiple data path memories and systems

Details Multiple data path memories and systems Multiple data path memories and systems

2006-11-21

2006-11-21

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Addressing

Multiple port access

C365S230030, C365S230060

Reexamination Certificate

active

07139213

ABSTRACT:
The invention describes and provides multiple data path memories and systems utilizing such memories. Enhanced data throughput and bandwidth, while substantially simultaneously providing improved bus utilization, are some of the benefits. In peer-to-peer connected systems, multiple bank/access block/sector/sub-array with random data throughput can also be realized. A memory including a plurality of independently accessible memory banks, a READ BUS for selectively reading to a selected on of the memory banks, and a WRITE BUS independent of the READ BUS for selectively writing to a selected one of the memory banks, is described.

REFERENCES:
patent: 4811007 (1989-03-01), Schreiber
patent: 5426603 (1995-06-01), Nakamura et al.
patent: 5835932 (1998-11-01), Rao
patent: 5856940 (1999-01-01), Rao
patent: 5936959 (1999-08-01), Jaffe
patent: 6011744 (2000-01-01), Sample et al.
patent: 6128278 (2000-10-01), Jaffe
patent: 6272577 (2001-08-01), Leung et al.
patent: 6317367 (2001-11-01), Sample et al.
patent: 6396764 (2002-05-01), Holland
patent: 6400635 (2002-06-01), Ngai et al.
patent: 6470415 (2002-10-01), Starr et al.
patent: 6556502 (2003-04-01), Ngai et al.
patent: 6650573 (2003-11-01), Sunaga et al.
patent: 6681302 (2004-01-01), Cho et al.
patent: 6704794 (2004-03-01), Kejriwal et al.
patent: 6717847 (2004-04-01), Chen
patent: 6717857 (2004-04-01), Byeon et al.
patent: 6725347 (2004-04-01), Yang et al.
patent: 6728909 (2004-04-01), Bunton et al.
Micron Technology, Inc.; 288Mb SIO Reduced Latency (RLDRAM II); Advance Data Sheet, MT49H16M18C—3 Rev. 3, May 2003.
Infineon Technologies; HYB18RL25616/32AC 256 Mbit DDR Reduced Latency DRAM, Data Sheet Version 1.60; Jun. 30,2002; Munchen, Germany.
Samsung Semiconductor; K9F2G16U0M, 256M×8 Bit Nand Flash memory; data sheet; 2004.
Integrated Silicon Solution, Inc.; 256K×16, 256K×18 Synchronous Pipelined Static Ram; Apr. 17, 2001.
Elpida Memory, Inc.; 1GB Unbuffered DDR2 SDRAM DIMM EBE11VD8ABFA (128M words×64 bits, 2 Ranks); Doc No. E0365E40, V4.0; Preliminary Data Sheet; http://www.elpida.com; Feb. 2004.
Burney et al.; Minding network Queues with FPGAs and Memory; http:www.eetimes.com/article/showArticle.jhtml?articleID=13811104; Feb. 5, 2004; PR Newswire, EETimes; CMP Media, LLC.
Dinkelman, Micron Technology, Inc.; Going to the Max on Bus Efficiency; http://www.commsdesign.com/showArticle.jhtml?articleID=16700780; Dec. 16, 2003; PR Newswire; CMP Media, LLC.
Chang, et al.; RLDRAMs vs. CAMs/SRAMs: Part 1; http://www.commsdesign.com/showArticle.jhtml?articleID=16501400; Jun. 3, 2003; PR Newswire; CMP Media, LLC.
Chang, et al.; RLDRAMs vs. CAMs/SRAMs: Part 2; http://www.commsdesign.com/showArticle.jhtml?articleID=16501351; Jun. 9, 2003; PR Newswire; CMP Media, LLC.
Merritt; Wintel Forces Drive Toward Ethernet Convergence in Data Center; http://www.commsdesign.com/showArticle.jhtml?articleID=19502333; May 4, 2003; PR Newswire; CMP Media LLC.
Commsdesign; BroadCom retasks SoC for Docsis v2.0 duties; http://www.commsdesign.com;showArticle.jhtml?articleID=19400258; May 3, 2004; PR Newswire; CMP Media LLC.
Newscientist.com news service; Plastic Memory Promises Cheap, Dense Storage; http://www.newscientist.com; Nov. 13, 2003.

Affiliated with

Also associated with

Rating

Multiple data path memories and systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple data path memories and systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple data path memories and systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3682765