Method and mechanism for RTL power optimization

Details Method and mechanism for RTL power optimization Method and mechanism for RTL power optimization

2006-02-28

2006-02-28

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07007247

ABSTRACT:
The present invention provides a method and mechanism for optimizing the power consumption of a micro-electronic circuit. According to an embodiment, when optimizing the power consumption of a micro-electronic circuit, one or more candidates for applying one or more optimization techniques may be identified. Then, the one or more candidates may be marked with the one or more optimization techniques within the micro-electronic circuit without altering the data and/or control paths of the circuit. Then, after timing and logic optimization, each power saving technique applied to the one or more candidates may be evaluated to determine whether the technique saves power and/or satisfies the timing requirement of the circuit. Further, each power saving technique applied to the one or more candidates may be evaluated to determine whether the technique is reducible, and if so, then the technique may be reduced to determine whether such reduction improves the circuit's timing.

REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5619420 (1997-04-01), Breid
patent: 5764525 (1998-06-01), Mahmood et al.
patent: 5774367 (1998-06-01), Reyes et al.
patent: 5799170 (1998-08-01), Drumm et al.
patent: 5831864 (1998-11-01), Raghunathan et al.
patent: 6009248 (1999-12-01), Sato et al.
patent: 6038386 (2000-03-01), Jain
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6260184 (2001-07-01), Brennan et al.
patent: 6269468 (2001-07-01), Dean et al.
patent: 6311310 (2001-10-01), Bernstein et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6324679 (2001-11-01), Raghunathan et al.
patent: 6397170 (2002-05-01), Dean et al.
patent: 6453444 (2002-09-01), Shepard
patent: 6463574 (2002-10-01), Culetu et al.
patent: 6477695 (2002-11-01), Gandhi
patent: 6536024 (2003-03-01), Hathaway
patent: 6557159 (2003-04-01), Kutzschebauch et al.
patent: 6578176 (2003-06-01), Wang et al.
patent: 6658634 (2003-12-01), Goodnow et al.
patent: 6785870 (2004-08-01), Chen
patent: 6792582 (2004-09-01), Cohn et al.
patent: 6794674 (2004-09-01), Kusumoto
patent: 6912697 (2005-06-01), Shibata et al.
patent: 6922818 (2005-07-01), Chu et al.
patent: 2002/0053063 (2002-05-01), Bhattacharya et al.
patent: 2002/0112212 (2002-08-01), Cohn et al.
patent: 2003/0145289 (2003-07-01), Anderson
patent: 2003/0177452 (2003-09-01), Chen
patent: 2003/0177460 (2003-09-01), Chen
patent: 2003/0204822 (2003-10-01), Whitaker et al.
patent: 2004/0019857 (2004-01-01), Teig et al.
Kapadia et al., “Reducing Switching Activity on Datapath Buses with Control-Signal Gating”, Proceedings of the IEEE 1998 Custom Integrated Circuit Conference, May 11, 1998, pp. 589-592.
Benini et al., “Saving Power by Synthesizing Gate Clocks for Sequential Circuits”, IEEE Design & Test of Computers, vol. 11, No. 4, Winter 1994, pp. 32-41.
Togawa et al., “A Simultaneous Placement and Global Routing Algorithm for FPGAs with Power Optimization”, The 1998 IEEE Asia-Pacific Conference on Circuits and Systems, Nov. 24, 1998, pp. 125-128.
Wu et al., “Design and Optimization of Power/Ground Network for Cell-Based VLSI with Macro Cells”, Proceedings of the ASP-DAC '99, Asia South Pacific Design Automation Conference, vol. 1, Jun. 18, 1999, pp. 21-24.
Sundararajan et al., “Low Power Gate Resizing of Combinational Circuits by Buffer-Redistribution”, Proceedings of 20th Anniversary Conference on Advanced Research in VLSI, Mar. 21, 1999, pp. 170-184.
Kapadia et al., “Reducing Switching Activity on Datapath Buses with Control-Signal Gating”, IEEE Journal of Solid-State Circuits, vol. 34, No. 3, pp. 405-414.
Pedram, Massoud, “Power Minimization in IC Design: Principles and Applications”,ACM Transactions on Design Automation of Electronic Systems,vol. 1, No. 1, Jan. 1996, pp. 3-56.
Van Eijndhoven, J.T.J. et al., “The ASCIS Data Flow Graph Semantics and Textual Format”, EUT Report 91-E-251,Eindhoven University of Technology Research Reports,Eindhoven University of Technology, Eindhoven, The Netherlands, Jun. 1991, pp. 1-47.

Affiliated with

Also associated with

Rating

Method and mechanism for RTL power optimization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and mechanism for RTL power optimization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and mechanism for RTL power optimization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3680765