Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-02-07
2006-02-07
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C704S002000, C717S114000, C717S137000, C717S142000, C717S143000
Reexamination Certificate
active
06996788
ABSTRACT:
A verilog-HDL source at the register-transfer level (RTL) is converted into a programming language executable on computer. Constructed in an analyzing of elements is a data structure corresponding to the elements of the verilog-HDL source. Created in an analyzing of a data-flow are a first data flow from a state register and a second flow from data-path register. Reconstructed in a reconstructing of a control-structure is the first data flow. Reconstructed in a reconstructing of a data-path is the second data flow so that the reconstructed second data is constituted only by circuitry operating in each state of the control structure. Each reconstructed data flow is mapped in each state of the control structure in a combining of the control-structure/data-flow, to output an behavior-level intermediate language. The intermediate language is converted into a programming language in a generating of an object-code.
REFERENCES:
patent: 5471398 (1995-11-01), Stephens
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 6077315 (2000-06-01), Greenbaum et al.
patent: 6167363 (2000-12-01), Stapleton
patent: 6182268 (2001-01-01), McElvain
patent: 6195786 (2001-02-01), Raghunathan et al.
patent: 6233540 (2001-05-01), Schaumont et al.
patent: 6298472 (2001-10-01), Phillips et al.
patent: 6397341 (2002-05-01), Genevriere
patent: 6487698 (2002-11-01), Andreev et al.
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6643630 (2003-11-01), Pegatoquet et al.
patent: 6816828 (2004-11-01), Ikegami
patent: 2001/0034876 (2001-10-01), Panchul et al.
patent: 2002/0026633 (2002-02-01), Koizumi et al.
patent: 2003/0005392 (2003-01-01), Tojima
patent: 2003/0126563 (2003-07-01), Nakajima
patent: 2003/0196194 (2003-10-01), Johns et al.
patent: 2003/0200511 (2003-10-01), Nakajima
patent: 2003/0208730 (2003-11-01), Singhal et al.
patent: 2004/0019883 (2004-01-01), Banerjee et al.
Semeria et al., “RTL C-based Methodology for Designing and Verifying a Multi-Threaded Processor”, 39th Proceeding of Design Automation Conference, Jun. 10, 2002, pp. 123-128.
Fischer et al., “NETHDL: Abstraction of Schematics to High-Level HDL”, Proceedings of the European Design Automation Conference, Mar. 12, 1990, pp. 90-96.
Buchholz et al., “Behavorial Emulation of Synthesized RT-level Descriptions Using VLIW Architectures”, 1998 Ninth International Workshop on Rapid System Prototyping, Jun. 3, 1998, pp. 70-75.
Varga et al., “Circuit Synthesis based on VHDL Language Transformations”, The 6th IEEE International Conference on Electronics, Circuits and Systems, vol. 1, Sep. 5, 1999, pp. 225-228.
Greaves; “A Verilog to C Compiler”; 11thIEEE International Workshop on Rapid System Prototyping, RSP 2000, (Jun. 21-23, 2000).
Akiba Takashi
Igarashi Masato
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Kik Phallaka
Smith Matthew
LandOfFree
Hardware-operation description conversion method and program... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware-operation description conversion method and program..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware-operation description conversion method and program... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3676745