Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2006-11-07
2006-11-07
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S094000, C327S141000
Reexamination Certificate
active
07132858
ABSTRACT:
A logic circuit includes an input for one or several input operands, an output for a result and an inverted result, a first circuit branch with a first logic assembly, which is coupled to the input and the output, to calculate the result, as well as a second circuit branch with a second logic assembly, which is coupled to the input and the output, to calculate the inverted result, wherein the first logic assembly and the second logic assembly have different run times for calculating the result and the inverted result, respectively. Further, a delay circuit and a compensation circuit, respectively, are provided in the first and/or second circuit branch to reduce a difference of the run times and the power consumptions, respectively, of the first and the second circuit branch.
REFERENCES:
patent: 4570084 (1986-02-01), Griffin et al.
patent: 5198708 (1993-03-01), Gillingham
patent: 5305463 (1994-04-01), Fant et al.
patent: 5724287 (1998-03-01), Takenaka
patent: 5852378 (1998-12-01), Keeth
patent: 6313662 (2001-11-01), Ide
patent: 6373288 (2002-04-01), Ganzelmi et al.
patent: 6384658 (2002-05-01), Jex
patent: 199 22 354 (2000-05-01), None
patent: 0 172 229 (1986-02-01), None
patent: 0 957 582 (1999-11-01), None
patent: 59-97230 (1984-06-01), None
patent: WO-85/03817 (1985-08-01), None
patent: WO-99/67766 (1999-12-01), None
patent: WO-00/26746 (2000-05-01), None
patent: WO-00/70761 (2000-11-01), None
patent: WO-01/61914 (2001-08-01), None
Gerald E. Sobelman & Kart Fant; “CMOS Circuit Design of Threshold Gates With Hysteresis”; Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium in Monteray, CA, USA; May 31, 1998-Jun. 3, 1998, pp. 61-64.
Theseus Logic—Benefits of NCL—EMI; “Throw Away the Clock”; http://www.theseus.com/ aboutncl.htm. Dec. 14, 2004.
Cho James H.
Dickstein , Shapiro, LLP.
LandOfFree
Logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3670039