Columnar floorplan

Details Columnar floorplan Columnar floorplan

2006-11-07

2006-11-07

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000

Reexamination Certificate

active

07132851

ABSTRACT:
An FPGA is laid out as a plurality of repeatable tiles, wherein the tiles are disposed in columns that extend from one side of the die to another side of the die, and wherein each column includes tiles primarily of one type. Because substantially all die area of a column is due to tiles of a single type, the width of the tiles of each column can be optimized and is largely independent of the size of the other types of tiles on the die. The confines of each type of tile can therefore be set to match the size of the circuitry of the tile. Rather than providing a ring of input/output blocks (IOBs) around the die periphery, IOB tiles are disposed in columns only. Where more than two columns worth of IOBs is required, more than two columns of IOB tiles can be provided.

REFERENCES:
patent: 4978633 (1990-12-01), Seefeldt et al.
patent: 5016080 (1991-05-01), Giannella et al.
patent: 5068603 (1991-11-01), Mahoney et al.
patent: 5164619 (1992-11-01), Luebs
patent: 5341049 (1994-08-01), Shimizu et al.
patent: 5394443 (1995-02-01), Byers et al.
patent: 5467040 (1995-11-01), Nelson et al.
patent: 5773854 (1998-06-01), Pasch et al.
patent: 5880598 (1999-03-01), Duong et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5999039 (1999-12-01), Hoist et al.
patent: 6204689 (2001-03-01), Percy et al.
patent: 6255848 (2001-07-01), Schultz et al.
patent: 6396302 (2002-05-01), New et al.
patent: 6433606 (2002-08-01), Arai
patent: 6487708 (2002-11-01), Canaris
patent: 6489820 (2002-12-01), Humphrey et al.
patent: 6538470 (2003-03-01), Langhammer et al.
patent: 6617877 (2003-09-01), Cory et al.
patent: 6781407 (2004-08-01), Schultz
patent: 2001/0030555 (2001-10-01), Witting et al.
Xilinx, Inc.; DS083-2 (v2.7) Advance Product Specification; “Virtex-II Pro Platform FPGAs: Functional Description”; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-48.
Xilinx, Inc.; DS031-2 (v1.9) Advance Product Specification; “Virtex-II Platform FPGA Handbook,” available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; Nov. 29, 2001, pp. 77-79.

Affiliated with

Also associated with

Rating

Columnar floorplan does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Columnar floorplan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Columnar floorplan will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3669433