Monotonic leakage-tolerant logic circuits

Details Monotonic leakage-tolerant logic circuits Monotonic leakage-tolerant logic circuits

2006-02-07

2006-02-07

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

C326S098000, C326S093000, C327S161000, C327S379000

Reexamination Certificate

active

06995586

ABSTRACT:
An improved logic methodology that combines the speed advantages of dynamic logic with the low contention of static logic, such that the logic circuits are not adversely affected by high-leakage transistors. The logic circuit of the present invention comprises first and second stages, wherein first logic stage comprises clocked precharge and evaluate transistors and full-complementary low-beta-ratio static logic. Subsequent stages of the logic circuit comprise full-complementary low-beta-ratio static logic, wherein the logic devices in the subsequent stages are not connected to a clock signal. The low-beta-ratio static logic devices in said subsequent stage comprise pMOS transistors that are not connected to a contention keeper. Furthermore, the low-beta-ratio static logic transistors in the subsequent stage comprise pMOS transistors that are significantly smaller than pMOS devices found in normal static logic. The logic circuit of the present invention provides lower clock loading than traditional dynamic logic circuits due to the tapering of the transistor stacks in the subsequent stages and because the subsequent stages do not require a clock signal. Furthermore, the logic circuit of the present invention requires less area in the integrated circuit due to the reduced size of the pMOS transistors used in place of traditional contention keepers. The logic circuit of the present invention has a very low skew because the precharge is distributed across multiple pMOS devices.

REFERENCES:
patent: 5841304 (1998-11-01), Tam
patent: 5880608 (1999-03-01), Mehta et al.
patent: 6046621 (2000-04-01), Crowley
patent: 6201431 (2001-03-01), Allen et al.
patent: 6624665 (2003-09-01), Kim et al.
patent: 6667637 (2003-12-01), Mikan, Jr.
patent: 6690205 (2004-02-01), Alvandpour
patent: 6833735 (2004-12-01), Kumar et al.

Affiliated with

Also associated with

Rating

Monotonic leakage-tolerant logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Monotonic leakage-tolerant logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Monotonic leakage-tolerant logic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3669230