Register rename array with individual thread bits set upon...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C709S241000

Reexamination Certificate

active

07093106

ABSTRACT:
A single rename register array is used in an SMT processor. Two bits are added to each register address of the rename register array, one for bit for thread zero (CTB0) and one bit for thread one (CTB1). The CTB bits are all set to a logic value on power on or start-up. A control instruction (CI) that sets control bits used by other instructions is assigned a register in the rename register array having an address designated as pointer (PTR) address. When a control instruction with an assigned entry with PTR address M completes, then the CTB bit at the PTR address M is flipped to its opposite logic state; likewise, its Valid bit is set to a “not” Valid state. The self resetting CTB bit is used to determine whether an issued instruction sources a register in the rename register array or a corresponding architected register.

REFERENCES:
patent: 5961636 (1999-10-01), Brooks et al.
patent: 6314511 (2001-11-01), Levy et al.
patent: 6721874 (2004-04-01), Le et al.
patent: 2004/0006683 (2004-01-01), Brekelbaum et al.
patent: 2004/0073906 (2004-04-01), Chamdani et al.
patent: 2004/0216120 (2004-10-01), Burky et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Register rename array with individual thread bits set upon... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register rename array with individual thread bits set upon..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register rename array with individual thread bits set upon... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3646081

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.