On chip network with memory device address decoding

Details On chip network with memory device address decoding On chip network with memory device address decoding

2006-02-07

2006-02-07

Auve, Glenn A. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S316000, C370S364000, C370S389000

Reexamination Certificate

active

06996651

ABSTRACT:
A network with memory device address decoding that enables communication among integrated processing elements, including a network, a processing element and a bus gasket. The network transfers packets between multiple ports, where each port conforms to a consistent port interface protocol. The processing element includes a bus and a memory device programmed with the address of each port, so that a transaction on the bus indicating another port is decoded by the memory device. The bus gasket includes a bus interface that generates packets and a port interface that sends and receives the packets according to the consistent port interface protocol and that uses the decoded address as a destination port address. The memory device may be implemented in any desired manner, such as a memory management unit (MMU) or a direct memory access (DMA) device.

REFERENCES:
patent: 4400771 (1983-08-01), Suzuki et al.
patent: 6108739 (2000-08-01), James et al.
patent: 6122680 (2000-09-01), Holm et al.
patent: 6317804 (2001-11-01), Levy et al.
patent: 6574688 (2003-06-01), Dale et al.
patent: 6715023 (2004-03-01), Abu-Lebdeh et al.
patent: 6725307 (2004-04-01), Alvarez et al.
patent: 6748479 (2004-06-01), Sano et al.
patent: 6751698 (2004-06-01), Deneroff et al.
patent: 2002/0172197 (2002-11-01), Dale et al.
patent: 2003/0043790 (2003-03-01), Gutierrez
patent: 2004/0215868 (2004-10-01), Solomon et al.
Levy, Markus, “Motorola's MPC8540 Parts Ocean, Smart Peripherals and e500 Core Communicate Via Crossbar Switch,” Microprocessor Report, Dec. 17, 2001, pp. 1-4.
Guerrier, Pierre et al., “A Generic Architecture for On-Chip Packet-Switched Interconnections,” Universite Pierre at Marie Curie, 1999, pp. 1-7.
Bouvier, Dan, “RapidIO™, An Embedded System Component Network Architecture,”, Mar. 2000, pp. 1-19.
RapidIO Trade Association, RapidIO™ Interconnect Specification, Rev. 1.2, Jun. 2002, RapidIO Trade Association, pp. i-xxxvi and 1-1-IV124.
Sonics Inc., Product Brief, “SiliconBackplane™ MicroNetwork,” 2002, 2 pages.
Sonic Inc., “SiliconBackplane MicroNetwork,” from http://www.sonicsinc.com/sonics/products/siliconbackplane, Copyright 2000-2002, Sonics Inc., 5 pages.
Sonics Inc., “Sonic μNetworks Technical Overview,” Jan. 2002, pp. i-viii and pp. 1-52.

Affiliated with

Also associated with

Rating

On chip network with memory device address decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On chip network with memory device address decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On chip network with memory device address decoding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3632142