Incremental netlisting

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000

Reexamination Certificate

active

07086030

ABSTRACT:
Method and apparatus for preparing a design in a high-level modeling system. Hardware description language (HDL) code is generated for one or more of a plurality of high-level subsystems in a high-level design tagged by the user for HDL code generation. Previously generated HDL code may be reused instead of generating new HDL code for each subsystem tagged by the user for HDL code reuse.

REFERENCES:
patent: 6425116 (2002-07-01), Duboc et al.
patent: 2001/0034876 (2001-10-01), Panchul et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Incremental netlisting does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Incremental netlisting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Incremental netlisting will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3624696

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.