Semiconductor circuit designing method, semiconductor...

Details Semiconductor circuit designing method, semiconductor... Semiconductor circuit designing method, semiconductor...

2006-05-23

2006-05-23

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C257S508000

Reexamination Certificate

active

07051311

ABSTRACT:
The present invention provides a semiconductor circuit designing method, comprising a lower level hierarchical designing step of designing a semiconductor circuit inside a block and an upper level hierarchical designing step of designing an external wiring of the block. The above-mentioned lower level hierarchical designing step or upper level hierarchical designing step includes a shield wiring designing step of designing to provide a shield wiring on a boundary part of the block.

REFERENCES:
patent: 5475606 (1995-12-01), Muyshondt et al.
patent: 5657242 (1997-08-01), Sekiyama et al.
patent: 5886371 (1999-03-01), Shinagawa
patent: 5901063 (1999-05-01), Chang et al.
patent: 6166403 (2000-12-01), Castagnetti et al.
patent: 6480993 (2002-11-01), Suto et al.
patent: 6530066 (2003-03-01), Ito et al.
patent: 6622294 (2003-09-01), Saxena et al.
patent: 6728943 (2004-04-01), Kanamoto
patent: 2003/0020098 (2003-01-01), Sasaki
patent: 04-239154 (1992-08-01), None
patent: 06318597 (1994-11-01), None
patent: 9-232547 (1997-09-01), None

Affiliated with

Also associated with

Rating

Semiconductor circuit designing method, semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor circuit designing method, semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor circuit designing method, semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3624451