Shielded platform for die-bonding an analog die to an FPGA

Active solid-state devices (e.g. – transistors – solid-state diode – With shielding – With means to shield device contained in housing or package...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S777000, C257SE21511, C438S108000

Reexamination Certificate

active

07084487

ABSTRACT:
An integrated circuit die contains digital circuitry that emits noise (for example, in the audio frequency range) in the form of electromagnetic radiation. The integrated circuit die is provided with a shielded platform above the digital circuitry. The shielded platform has one metal plate that is coupled to an analog supply voltage source and another metal plate that is coupled to an analog ground terminal. The digital circuitry is coupled to a digital supply voltage source. A second die with noise-sensitive analog circuitry is stacked on the shielded platform and is shielded by the shielded platform from the noise. The analog circuitry is powered by the analog supply voltage source. Conductive vias in a predetermined pattern protrude through the shielded platform and provide a standardized way of connecting any one of numerous noise-sensitive second dice to the relatively noisy digital circuitry of the underlying die.

REFERENCES:
patent: 2004/0124511 (2004-07-01), Li
patent: 2005/0035436 (2005-02-01), Novak et al.
U.S. Appl. No. 10/610,207, filed Jun. 30, 2003, New et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Shielded platform for die-bonding an analog die to an FPGA does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shielded platform for die-bonding an analog die to an FPGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shielded platform for die-bonding an analog die to an FPGA will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3624043

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.