Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2006-06-06
2006-06-06
An, Meng-Al T. (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C717S149000, C717S150000
Reexamination Certificate
active
07058945
ABSTRACT:
There is provided an information processing method which enhances the executing speed of a parallel processing computing device. A parallel processing block-forming step divides a program to be executed into a plurality of parallel processing blocks. A thread-forming step divides parallel processing blocks formed by the parallel processing block-forming step into a plurality of threads corresponding in number to the processors of a processor group. The processor group executes the threads generated by the thread-forming step. The instructing step instructs each of the processors to execute a thread of a next parallel processing block when it has terminated execution of a thread assigned thereto, and when a predetermined instruction is not given in the program.
REFERENCES:
patent: 4965718 (1990-10-01), George et al.
patent: 5043873 (1991-08-01), Muramatsu et al.
patent: 5151991 (1992-09-01), Iwasawa et al.
patent: 5202987 (1993-04-01), Bayer et al.
patent: 5367678 (1994-11-01), Lee et al.
patent: 5410696 (1995-04-01), Seki et al.
patent: 5452461 (1995-09-01), Umekita et al.
patent: 5481747 (1996-01-01), Kametani
patent: 5535393 (1996-07-01), Reeve et al.
patent: 5630128 (1997-05-01), Farrell et al.
patent: 5812844 (1998-09-01), Jones et al.
patent: 5815727 (1998-09-01), Motomura
patent: 6078945 (2000-06-01), Hinsley
patent: 6256704 (2001-07-01), Hlava et al.
patent: 6286027 (2001-09-01), Dwyer et al.
patent: 6330661 (2001-12-01), Torii
patent: 6378066 (2002-04-01), Lewis
patent: 6389446 (2002-05-01), Torii
patent: 6418458 (2002-07-01), Maresco
patent: 6418460 (2002-07-01), Bitar et al.
patent: 6651163 (2003-11-01), Kranich et al.
patent: 6718484 (2004-04-01), Kodera
patent: 6725448 (2004-04-01), Moriya et al.
patent: 2002/0004966 (2002-01-01), Wakat et al.
patent: 2002/0099760 (2002-07-01), Liang
patent: 2002/0147760 (2002-10-01), Torii
patent: 400328 (1990-12-01), None
patent: 2001167060 (2001-06-01), None
Polychronopoulos et al., “Utilizing Multidimensional Loop Parallelism On Large-Scale Parallel Processor Systems”, pp. 1285-1296, IEEE, vol. 38, No. 9, Sep. 1989.
Wang et al., “Efficient Processor Assigment Algorithms And Loop Transformations For Executing Nested Parallel Loops On Multiprocessors”, pp. 71-82, IEEE, vol. 3, No. 1, Jan. 1992.
Japanese Office Action for corresponding Japanese Patent Application No. 2000-360397 dated Dec. 6, 2005.
Matsuda et al., Hybrid Scheduling System for Fine Grain Parallelism: Scheduling Method united with Barrier Management dated Aug. 23, 1995.
Ichinose Katsumi
Moriya Katsuyoshi
An Meng-Al T.
Fujitsu Limited
Staas & Halsey , LLP
To Jennifer N.
LandOfFree
Information processing method and recording medium therefor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing method and recording medium therefor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing method and recording medium therefor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3617983