Automated processor generation system for designing a...

Details Automated processor generation system for designing a... Automated processor generation system for designing a...

2006-03-28

2006-03-28

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C712S001000, C712S032000, C712S035000, C712S036000, C712S200000

Reexamination Certificate

active

07020854

ABSTRACT:
An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it. Implementation of the processor circuitry can be optimized for various criteria such as area, power consumption, speed and the like. Once a processor configuration is developed, it can be tested and inputs to the system modified to iteratively optimize the processor implementation. By providing a constrained domain of extensions and optimizations, the process can be automated to a high degree, thereby facilitating fast and reliable development.

REFERENCES:
patent: 5450586 (1995-09-01), Kuzara et al.
patent: 5535331 (1996-07-01), Swoboda et al.
patent: 5748875 (1998-05-01), Tzori
patent: 5819050 (1998-10-01), Boehling et al.
patent: 5854929 (1998-12-01), Van Praet et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5896521 (1999-04-01), Shackleford et al.
patent: 5918035 (1999-06-01), Van Praet et al.
patent: 5999734 (1999-12-01), Willis et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6182206 (2001-01-01), Baxter
patent: 6195593 (2001-02-01), Nguyen
patent: 6477683 (2002-11-01), Killian et al.
patent: 6839889 (2005-01-01), Liu
patent: 0 743 599 (1996-11-01), None
Fauth et al. Describing instruction set processors using nML (Proc. Euro. Design & Test Conf. Paris Mar. 1995, IEEE 1995, 5 pp.).
Hadjiyiannis et al. “ISDL: an instruction set description language for retargetability” DAC '97, Anaheim California, 1997 ACM 0-89791-920-3/97/06.
Leupers et al. “Retargetable Code Generation Based on Structural Processor Descriptions” (Design Automation for Embedded Systems, vol. 3, No. 1, Jan. 1998, pp. 1-36.
Zivojnovic et al. “DSP Processor/Compiler Co-Design: a quantitative approach” (9thInt'l Symposium on System Synthesis (ISSS '96), Nov. 6-8, 1996, San Diego, CA.
Fauth et al., Generation of hardware machine models from instruction set descriptions, “VLSI Signal Processing” VI, 1993, Workshop on Veldhoven, Netherlands, Oct. 20-22, 1993, New York NY, USA, IEEE Oct. 20, 1993 pp. 242-250.
Hartoog et al. “Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign” (ACM, Jun. 1997, pp. 303-306.
Internet Publication http://www.retarget.com/brfchschk.html (19 pp. undated).
Internet Publication http://www.synopsys.com/products/designware/8051—ds.html (8pp. undated).
Internet Publication http://www.synopsys.com/oruducts/designware/dwpci—ds.html (16 pp. undated).
Internet Publication http://www.lexra.com/product.html (11 pp. undated).
Internet Publication http://www.risccores.com/html/body—aboutarc.htm (13 pp. undated).
Tensilica “Xtensa” Instruction Set Architecture (ISA) Ref. Manual. Rev. 1.0, Tensilica, Inc.

Affiliated with

Also associated with

Rating

Automated processor generation system for designing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automated processor generation system for designing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated processor generation system for designing a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3614142