Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2006-05-30
2006-05-30
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S083000, C327S108000
Reexamination Certificate
active
07053661
ABSTRACT:
Impedance-matched output driver circuits utilize predriver circuits with analog control to provide enhanced operating characteristics. This analog control may be provided by an analog loop containing differential amplifiers that set the resolution limit of the output driver circuit. These output driver circuits include a first PMOS pull-up transistor having source and drain terminals electrically connected in series in a pull-up path of the output driver circuit. An NMOS pass transistor has a first current carrying terminal electrically connected to a gate terminal of the first PMOS pull-up transistor and a second current carrying terminal configured to receive a P-type analog reference voltage (VP). This P-type reference voltage controls the conductivity of the first PMOS pull-up transistor in the pull-up path. A gate terminal of the NMOS pass transistor is responsive to a pull-up data input signal (DINP). A first NMOS pull-down transistor has source and drain terminals that are electrically connected in series in a pull-down path of the output driver circuit. A PMOS pass transistor is provided having a first current carrying terminal electrically connected to a gate terminal of the first NMOS pull-down transistor and a second current carrying terminal configured to receive an N-type analog reference voltage (VN). This N-type reference voltage controls the conductivity of the first NMOS pull-down transistor in the pull-down path. A gate terminal of the PMOS pass transistor is responsive to a pull-down data input signal (DINN).
REFERENCES:
patent: 4731553 (1988-03-01), Van Lehn et al.
patent: 4829199 (1989-05-01), Prater
patent: 4833349 (1989-05-01), Liu et al.
patent: 4843261 (1989-06-01), Chappell et al.
patent: 4972100 (1990-11-01), Lim et al.
patent: 5122690 (1992-06-01), Bianchi
patent: 5153450 (1992-10-01), Ruetz
patent: 5166555 (1992-11-01), Kano
patent: 5166558 (1992-11-01), Ohsawa
patent: 5293082 (1994-03-01), Bathaee
patent: 5313435 (1994-05-01), Kim et al.
patent: 5319258 (1994-06-01), Ruetz
patent: 5440258 (1995-08-01), Galbi et al.
patent: 5497105 (1996-03-01), Oh et al.
patent: 5528192 (1996-06-01), Agiman
patent: 5559447 (1996-09-01), Rees
patent: 5717343 (1998-02-01), Kwong
patent: 5739714 (1998-04-01), Gabara
patent: 5801549 (1998-09-01), Cao et al.
patent: 5834948 (1998-11-01), Yoshizaki et al.
patent: 5880606 (1999-03-01), Griesbach
patent: 5892371 (1999-04-01), Maley
patent: 5991908 (1999-11-01), Baxter et al.
patent: 6014046 (2000-01-01), Douse et al.
patent: 6031394 (2000-02-01), Cranford, Jr. et al.
patent: 6057710 (2000-05-01), Singh
patent: 6064227 (2000-05-01), Saito
patent: 6071314 (2000-06-01), Baxter et al.
patent: 6081132 (2000-06-01), Isbara
patent: 6091260 (2000-07-01), Shamarao
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6133749 (2000-10-01), Hansen et al.
patent: 6208168 (2001-03-01), Rhee
patent: 6225824 (2001-05-01), Madhu et al.
patent: 6242942 (2001-06-01), Shamarao
patent: 6285215 (2001-09-01), Voshell
patent: 6316977 (2001-11-01), Sargeant
patent: 6326821 (2001-12-01), Gabara
patent: 6351172 (2002-02-01), Ouyang et al.
patent: 6353346 (2002-03-01), Chan
patent: 6356102 (2002-03-01), Klein et al.
patent: 6362656 (2002-03-01), Rhee
patent: 6388499 (2002-05-01), Tien et al.
patent: 6420914 (2002-07-01), Hasegawa
patent: 6433579 (2002-08-01), Wang et al.
patent: 6437599 (2002-08-01), Groen
patent: 6509770 (2003-01-01), Gossmann et al.
patent: 6529082 (2003-03-01), Boerstler et al.
patent: 6552565 (2003-04-01), Chang et al.
patent: 6570405 (2003-05-01), Lien
patent: 6650156 (2003-11-01), Reid et al.
patent: 6714043 (2004-03-01), Sharpe-Geisler
patent: 2001/0000949 (2001-05-01), Rhee
patent: 000449251 (1992-10-01), None
Fan et al., “On-Die Termination Resistors with Analog Impedance Control for Standard CMOS Technology,” IEEE Journal of Solid-State Circuits, vol. 38, No. 2, Feb. 2003, pp. 361-364.
U.S. Appl. No. 10/616,272, filed Jul. 9, 2003.
Chang Daniel
Integrated Device Technology Inc.
Myers Bigel & Sibley Sajovec, PA
LandOfFree
Impedance-matched output driver circuits having enhanced... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Impedance-matched output driver circuits having enhanced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Impedance-matched output driver circuits having enhanced... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3598131