Methods and apparatus for cache intervention

Details Methods and apparatus for cache intervention Methods and apparatus for cache intervention

2006-01-03

2006-01-03

Peugh, Brian R. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S142000, C711S143000, C711S145000

Reexamination Certificate

active

06983348

ABSTRACT:
Methods and Apparatus for cache-to-cache transfers upon snooping a cache interconnect to detect a memory read request associated with a cache memory block cached in a first cache and a second cache. Upon a cache hit to a first and a second cache, supplying the cached memory block from the first cache or the second cache to a third cache based on a predetermined arbitration hierarchy.

REFERENCES:
patent: 5369753 (1994-11-01), Tipley
patent: 5664150 (1997-09-01), Isaac et al.
patent: 5765199 (1998-06-01), Chang et al.
patent: 5802577 (1998-09-01), Bhat et al.
patent: 5867162 (1999-02-01), O'Leary et al.
patent: 5913226 (1999-06-01), Sato
patent: 5943684 (1999-08-01), Arimilli et al.
patent: 5996049 (1999-11-01), Arimilli et al.
patent: 6073211 (2000-06-01), Cheng et al.
patent: 6170040 (2001-01-01), Lee et al.
patent: 6266744 (2001-07-01), Hughes et al.
patent: 6321297 (2001-11-01), Shamanna et al.
patent: 6345340 (2002-02-01), Arimilli et al.
patent: 6360301 (2002-03-01), Gaither et al.
patent: 6378048 (2002-04-01), Prudvi et al.
patent: 6425060 (2002-07-01), Mounes-Toussi et al.
patent: 6438660 (2002-08-01), Reams
patent: 6519685 (2003-02-01), Chang
patent: 6549989 (2003-04-01), Arimilli et al.
patent: 6549990 (2003-04-01), Hughes et al.
patent: 6574710 (2003-06-01), Gaither et al.
patent: 6615322 (2003-09-01), Arimilli et al.
patent: 6615323 (2003-09-01), Petersen et al.
patent: 6629212 (2003-09-01), Arimilli et al.
patent: 6694409 (2004-02-01), Chang
patent: 6775748 (2004-08-01), Jamil et al.
patent: 6785774 (2004-08-01), Arimilli et al.
patent: 6834327 (2004-12-01), Lyon
patent: 2003/0154352 (2003-08-01), Jamil et al.
Handy, “The Cache Memory Book”, © 1998, Academic Press, Inc., p. 126-127, 156-186.
Tomasevic, M; Milutinovic, V. “Hardware Approaches to Cache Coherence in Shared-Memory Multiprocessors, Part 1.” IEEE Micro. vol. 14, Issue 5, pp 52-59. Oct. 1994.
Tomasevic, M; Milutinovic, V. “Hardware Approaches to Cache Coherence in Shared-Memory Multiprocessors, Part 2.” IEEE Micro. vol. 14, Issue 6, pp 61-66. Dec. 1994.
“Intel® Itanium™ Processor Hardware Developer's Manual.” ftp://download.intel.com/design/Itanium/Downloads/24870102.pdf. Document No.: 248701-002. Aug. 2001.
“Intel® Itanium™ 2 Processor Hardware Developer's Manual.” ftp://download.intel.com/design/Itanium2/manuals/25110901.pdf. Document No.: 251109-001. Jul. 2002.
“Intel® Pentium® 4 Processor with 512-KB L2 Cache on 0.13 Micron Process Datasheet.” ftp://download.intel.com/design/Pentium4/datashts/29864309.pdf. Document No.: 298643-009. May 2003.
Lee,A Secondary Cache Controller Design for a High-End Microprocessor, Institute of Electrical and Electronics Engineers, Inc., pp. 1141-1146 (© 1992).

Affiliated with

Also associated with

Rating

Methods and apparatus for cache intervention does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for cache intervention, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for cache intervention will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3595227