Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-07-18
2006-07-18
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S303000, C257S306000, C257S300000, C257S310000
Reexamination Certificate
active
07078755
ABSTRACT:
Methods are provided for selective formation of oxidation-resistant caps for conductive plugs in semiconductor device fabrication. One embodiment of the present invention forms a sacrificial layer over a recessed polysilicon plug. The sacrificial layer is readily planarized using chemical mechanical planarization to isolate the cap within a recessed via. Then, an immersion plating process is used to replace the atoms of the sacrificial layer with atoms of a desired metal, such as platinum, thereby creating a metal cap isolated within the via. The advantages of planarization to isolate material within recessed via are thus obtained without having to planarize or otherwise etch the desired metal. The cap layer can be further reacted to form a barrier compound prior to forming a capacitor over the plug. Advantageously, the plug structure resists oxidation during fabrication of overlying capacitors that incorporate high dielectric constant materials.
REFERENCES:
patent: 5099305 (1992-03-01), Takenaka
patent: 5111355 (1992-05-01), Anand et al.
patent: 5187638 (1993-02-01), Sandhu et al.
patent: 5227855 (1993-07-01), Momose
patent: 5293510 (1994-03-01), Takenada
patent: 5369296 (1994-11-01), Kato
patent: 5381302 (1995-01-01), Sandhu et al.
patent: 5424238 (1995-06-01), Sameshima
patent: 5443688 (1995-08-01), Toure et al.
patent: 5452178 (1995-09-01), Emesh et al.
patent: 5561307 (1996-10-01), Mihara et al.
patent: 5612082 (1997-03-01), Azuma et al.
patent: 5645887 (1997-07-01), Byun
patent: 5654207 (1997-08-01), Fukuyama et al.
patent: 5665628 (1997-09-01), Summerfelt
patent: 5674787 (1997-10-01), Zhao et al.
patent: 5688724 (1997-11-01), Yoon et al.
patent: 5918118 (1999-06-01), Kim et al.
patent: 5998250 (1999-12-01), Andricacos et al.
patent: 6043529 (2000-03-01), Hartner et al.
patent: 6147408 (2000-11-01), Ogure et al.
patent: 6214728 (2001-04-01), Chan et al.
patent: 6235603 (2001-05-01), Melnick et al.
patent: 6291250 (2001-09-01), Igarashi
patent: 6498094 (2002-12-01), Nakao et al.
patent: 6605538 (2003-08-01), Hong
patent: 2003/0160275 (2003-08-01), Nakamura
Jean W. Chevalier, Technic, Inc.,Electroless Gold Plating, pp. 323-325 (source unknown).
R.F. Vines, R.H. Atkinson, and F.H. Reid,Platinum Metals, Ch. 13, pp. 342-357 (source unknown).
Harshfield Steven T.
McTeer Allen
Flynn Nathan J.
Knobbe Martens Olson & Bear LLP
Micro)n Technology, Inc.
Tran Tan
LandOfFree
Memory cell with selective deposition of refractory metals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell with selective deposition of refractory metals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell with selective deposition of refractory metals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3589676