Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-09-26
2006-09-26
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
Reexamination Certificate
active
07112475
ABSTRACT:
A thin film transistor with multiple gates using an MILC process which is capable of materializing multiple gates without increasing dimensions and a method thereof. The thin film transistor has a semiconductor layer which is formed on a insulating substrate in a zigzag shape; and a gate electrode which is equipped with one or more slots intersecting with the semiconductor layer, the semiconductor layer includes two or more body parts intersecting with the gate electrode; and one or more connection parts connecting each neighboring body part, wherein a part overlapping the semiconductor layer in the gate electrode acts as a multiple gate, and MILC surfaces are formed at a part which does not intersect with the gate electrode in the semiconductor layer.
REFERENCES:
patent: 5403772 (1995-04-01), Zhang et al.
patent: 5488000 (1996-01-01), Zhang et al.
patent: 5773327 (1998-06-01), Yamazaki et al.
patent: 6103558 (2000-08-01), Yamanaka et al.
patent: 6207481 (2001-03-01), Yi et al.
patent: 6399959 (2002-06-01), Chang et al.
patent: 6475835 (2002-11-01), Hu et al.
patent: 6482686 (2002-11-01), Takemura
patent: 6596572 (2003-07-01), Kobori et al.
patent: 6596573 (2003-07-01), Lee et al.
patent: 6614054 (2003-09-01), Ahn
patent: 6706573 (2004-03-01), So
patent: 6815267 (2004-11-01), So
patent: 6861300 (2005-03-01), Ahn
patent: 2001/0000627 (2001-05-01), Hayakawa et al.
patent: 2001/0018240 (2001-08-01), Joo et al.
patent: 2001/0034088 (2001-10-01), Nakamura et al.
patent: 2001/0045559 (2001-11-01), Yamazaki et al.
patent: 2002/0074548 (2002-06-01), Lee et al.
patent: 2002/0137267 (2002-09-01), Joo et al.
patent: 2002/0146869 (2002-10-01), So
patent: 2003/0111691 (2003-06-01), So
patent: 1 052 700 (2000-11-01), None
patent: 1 054 452 (2000-11-01), None
patent: 09-293879 (1997-11-01), None
patent: 10-135137 (1998-05-01), None
patent: 10-154816 (1998-06-01), None
patent: 2001-7335 (2001-01-01), None
patent: 2001-144027 (2001-05-01), None
U.S. Appl. No. 10/237,875, filed Sep. 10, 2002, So.
U.S. Appl. No. 10/298,559, filed Nov. 19, 2002, So.
U.S. Appl. No. 10/890,999, filed Jul. 15, 2004, So.
U.S. Appl. No. 10/978,376, filed Nov. 2, 2004, So.
Isaac Stanetta
Lebentritt Michael
Samsung SDI & Co., Ltd.
Stein, McEwen & Bui LLP
LandOfFree
Method of fabricating a thin film transistor with multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a thin film transistor with multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a thin film transistor with multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3585782