Clock distribution architecture having clock and power...

Details Clock distribution architecture having clock and power... Clock distribution architecture having clock and power...

2006-05-23

2006-05-23

Iqbal, Nadeem (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C713S400000

Reexamination Certificate

active

07051235

ABSTRACT:
A clock distribution architecture having clock and power failure protection is disclosed. In one embodiment, a computer system includes a plurality of client boards and a plurality of switch boards, as well as having power distribution boards and clock boards (referred to herein as service processor boards). In one embodiment may include a clock board and a plurality of power distribution boards, while another embodiment may include a power distribution board and a plurality of clock boards. The clock board(s) may generate a global clock signal, which may be distributed to the switch boards and the power distribution board(s). The power distribution board(s) may distribute the global clock signal to the client boards. Clock redundancy may be provide through either having multiple clock boards or multiple power distribution boards.

REFERENCES:
patent: 4025874 (1977-05-01), Abbey
patent: 4282493 (1981-08-01), Moreau
patent: 5167024 (1992-11-01), Smith et al.
patent: 5546591 (1996-08-01), Wurzburg et al.
patent: 5648964 (1997-07-01), Inagaki et al.
patent: 5808876 (1998-09-01), Mullenbach et al.
patent: 5919265 (1999-07-01), Nishtala et al.
patent: 5969558 (1999-10-01), Abe
patent: 6122756 (2000-09-01), Baxter et al.
patent: 6194969 (2001-02-01), Doblar
patent: 6378080 (2002-04-01), Anjo et al.
patent: 6614862 (2003-09-01), Doblar
patent: 6737902 (2004-05-01), Tomsio et al.
patent: 6757350 (2004-06-01), Chesavage
patent: 6768640 (2004-07-01), Doblar et al.
patent: 6775784 (2004-08-01), Park
patent: 6836852 (2004-12-01), Wang et al.
patent: 2004/0001303 (2004-01-01), Doblar et al.
patent: 2004/0001311 (2004-01-01), Doblar et al.
patent: 2004/0013215 (2004-01-01), Doblar
Motorola, Inc., Semiconductor Technical Data, “Dynamic Switch PLL Clock Driver,” Sep. 1997, pp. 1-6.

Affiliated with

Also associated with

Rating

Clock distribution architecture having clock and power... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distribution architecture having clock and power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution architecture having clock and power... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3571918