Clock multiplexing system

Details Clock multiplexing system Clock multiplexing system

2006-07-04

2006-07-04

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S296000, C327S298000, C326S041000

Reexamination Certificate

active

07071756

ABSTRACT:
A clock control circuit in an integrated circuit for providing a differential clock signal to a differential clock tree. The clock control circuit includes: first differential multiplexers configured to select first outputs from the input clock signals; second differential multiplexers coupled to the first differential multiplexers and configured to select second outputs from the first outputs; loop back signal lines configured to feed back the second outputs to at least part of the input clock signals of the first differential multiplexers; and differential signal lines of the differential clock tree coupled to the second outputs.

REFERENCES:
patent: 5124571 (1992-06-01), Gillingham et al.
patent: 5384497 (1995-01-01), Britton et al.
patent: 5397943 (1995-03-01), West et al.
patent: 5565816 (1996-10-01), Coteus
patent: 5774007 (1998-06-01), Soneda
patent: 5850157 (1998-12-01), Zhu et al.
patent: 5907248 (1999-05-01), Bauer et al.
patent: 6066972 (2000-05-01), Strom
patent: 6232806 (2001-05-01), Woeste et al.
patent: 6278291 (2001-08-01), McClintock et al.
patent: 6289068 (2001-09-01), Hassoun et al.
patent: 6310495 (2001-10-01), Zhang
patent: 6323681 (2001-11-01), Iwanczuk et al.
patent: 6323682 (2001-11-01), Bauer et al.
patent: 6356107 (2002-03-01), Tang et al.
patent: 6433606 (2002-08-01), Arai
patent: 6510549 (2003-01-01), Okamura
patent: 6633191 (2003-10-01), Hu
patent: 6650141 (2003-11-01), Agrawal et al.
patent: 6651237 (2003-11-01), Cooke et al.
patent: 6657474 (2003-12-01), Varadarajan
patent: 2003/0102889 (2003-06-01), Master et al.
patent: 2005/0200394 (2005-09-01), Underwood et al.
U.S. Appl. No. 10/351,033, filed Jan. 24, 2003, Morrison et al.
U.S. Appl. No. 10/436,781, filed May 12, 2003, Kaviani et al.
U.S. Appl. No. 10/453,235, filed Jun. 12, 2003, Vadi et al.
U.S. Appl. No. 10/618,404, filed Jul. 11, 2003, Young.
U.S. Appl. No. 10/683,944, filed Oct. 10, 2003, Young.
U.S. Appl. No. 10/769,205, filed Jan. 29, 2004, Logue et al.
U.S. Appl. No. 10/792,055, filed Mar. 2, 2004, Wei.
U.S. Appl. No. 10/836,722, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/837,009, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/837,388, filed Apr. 30, 2004, Ghia et al.
Philips; “High-performance PECL Clock Distribution Family”; PCK111/PCK210/PCKEL14/PCKEP14; Oct. 2002; pp. 2.
Jim Lipman; “Growing Your Own IC Clock Tree”; EDN Access for Design, By Design; Mar. 14, 1997; downloaded from http://www.e-insite.net/ednmag/archives/1997/031497/06CS.htm; pp. 1-10.

Affiliated with

Also associated with

Rating

Clock multiplexing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock multiplexing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock multiplexing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3567009