Method and system for user-defined triggering logic in a...

Details Method and system for user-defined triggering logic in a... Method and system for user-defined triggering logic in a...

2006-09-12

2006-09-12

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C703S016000, C714S030000

Reexamination Certificate

active

07107570

ABSTRACT:
A method and system for user-defined triggering logic in a hardware description language is described. The method includes reading a file containing user-defined triggering logic described in a hardware description language (HDL), inserting and connecting the triggering logic to a circuit described in HDL, and compiling the HDL description of the circuit to generate a register transfer level (RTL) netlist.

REFERENCES:
patent: 6581191 (2003-06-01), Schubert et al.
patent: 7010672 (2006-03-01), Ahmad et al.
patent: 2004/0250164 (2004-12-01), Ahmad et al.

Affiliated with

Also associated with

Rating

Method and system for user-defined triggering logic in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for user-defined triggering logic in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for user-defined triggering logic in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3563398