Memory device having an electron trapping layer in a high-K...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S325000

Reexamination Certificate

active

06989565

ABSTRACT:
An improved semiconductor memory structure and methods for its fabrication are disclosed. The memory structure includes a semiconductor substrate having a dielectric stack formed over a channel region of a semiconductor substrate. The dielectric stack includes a layer of electron trapping material that operates as a charge storage center for memory devices. A gate electrode is connected with the top of the dielectric stack. In various embodiments the electron trapping material forms a greater or lesser portion of the dielectric stack. The invention includes a method embodiment for forming such a memory device.

REFERENCES:
patent: 5880508 (1999-03-01), Wu
patent: 6445030 (2002-09-01), Wu et al.
patent: 6576967 (2003-06-01), Schaeffer et al.
patent: 6800519 (2004-10-01), Muraoka et al.
patent: 2001/0038135 (2001-11-01), Forbes et al.
patent: 2002/0000593 (2002-01-01), Nishiyama et al.
patent: 2002/0153579 (2002-10-01), Yamamoto
U.S. Appl. No. 10/123,263, filed Apr. 15, 2002.
S. M. Sze, Physics of Semiconductor Devices (John Wiley & Sons, New York Ed., 1985) Section 8.6.2.
Guha et al., “Compatibility Challenges for High-K Materials Integration into CMOS Technology”, MRS Bulletin, Mar. 2002, p. 226-229.
Stanley Wolf et al., “Silicon Processing for the VLSI Era, vol. 1: Process Technology”, Lattice Press, Sunset Beach, CA, 1986, p. 303-306.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory device having an electron trapping layer in a high-K... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device having an electron trapping layer in a high-K..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having an electron trapping layer in a high-K... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3561566

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.