Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-12
2006-09-12
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07107551
ABSTRACT:
A method and apparatus for optimizing a circuit design using a library of cells in which a continuous spectrum of cells are provided. A library containing real and virtual cells is used so that cells can be selected across a wide spectrum of a design parameter, such as drive strength. The cells are provided in discrete steps small enough that the effect of having a continuous spectrum of cells is achieved. After optimization, only the cells finally selected need be actually synthesized, and when these constitute a small percentage of the total number of cells, the impact to library size and final placement and routing is minimized. Thus the ability to optimize across a continuous spectrum is achieved while preserving a cell library based design flow.
REFERENCES:
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5563800 (1996-10-01), Matsumoto et al.
patent: 5633805 (1997-05-01), Simonsen
patent: 5724250 (1998-03-01), Kerzman et al.
patent: 5764531 (1998-06-01), Kojima et al.
patent: 5764533 (1998-06-01), de Dood
patent: 6367056 (2002-04-01), Lee
patent: 6453446 (2002-09-01), van Ginneken
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6490708 (2002-12-01), Cohn et al.
patent: 6496965 (2002-12-01), va Ginneken et al.
patent: 6543036 (2003-04-01), Iyer et al.
patent: 2003/0009318 (2003-01-01), Amatangelo et al.
patent: 2003/0023938 (2003-01-01), Nagasaka et al.
Conn, A., et al. “Gradient-Based Optimization of Custom Circuits Using a Static-Timing Forumulation,”Proceedings of DAC99, Jun. 1999, New Orleans, Louisiana.
Sapatnekar, S., et al. “An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 11, Nov. 1993.
Northrop, G., and Lu, P., “A Semi-custom Design Flow in High-performance Microprocessor Design,”Proceedings of DAC 2001, Jun. 18-22 2001, Las Vegas, Nevada.
Chinnery, D., et al. “Achieving 550 MHz in an ASIC Methodology,”Proceedings of DAC 2001, Jun. 18-22, 2001, Las Vegas, Nevada.
Chinnery, D., and Keutzer, K., “Closing the Gap Between ASIC and Custom: An ASIC Perspective,”Proceedings of DAC 2000, Jun. 2000, Los Angeles, California.
Conn, A., Coulman, et al. “JiffyTune: Circuit Optimization Using Time-Domain Sensitivities,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, No. 12, Dec. 1998.
Visweswariah, C., and Conn, A., “Formulation of Static Circuit Optimization with Reduced Size, Degeneracy and Redundancy by Timing Graph Manipulation,”Proceedings of International Conference on Computer-Aided Design, Nov. 7-11, 1999, San Jose, CA.
White Paper, Prolific, Inc., 2001.
R. Haddad, L.P.P.P. van Ginneken, N. Shenoy, “Discrete Drive Selection for Continuous Sizing,” Proceedings of the 1997 International Conference on Computer Design (ICCD '97), pp. 110-115.
Albers Daniel
de Dood Paul
Lee Brian
O'Melveny & Myers LLP
Prolific, Inc.
Siek Vuthe
LandOfFree
Optimization of circuit designs using a continuous spectrum... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimization of circuit designs using a continuous spectrum..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of circuit designs using a continuous spectrum... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3555349