Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-26
2006-09-26
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07114133
ABSTRACT:
The present invention is directed to a method and system for optimally mapping a general set of resources to a specific integrated circuit design. In an exemplary aspect of the present invention, a method for optimally mapping a general set of resources to a specific integrated circuit design may include the following steps. Sets of transistors are first abstracted into abstracted resources. The abstracted resources may include a transformative resource, a coordinating resource, and a state management resource, and the like. Then, a sea-of-platforms is utilized for unifying a flexible and malleable collection of the abstracted resources in such a way as to optimize the abstracted resources for a specific integrated circuit design. Broken symmetry may be used to optimize the abstracted resources for the specific integrated circuit design. The broken symmetry may be in at least one of a physical3-dimensional space, a temporal space and a code space.
REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 5581738 (1996-12-01), Dombrowski
patent: 5581742 (1996-12-01), Lin et al.
patent: 5752070 (1998-05-01), Martin et al.
patent: 5898677 (1999-04-01), Deeley et al.
patent: 5940393 (1999-08-01), Duree et al.
patent: 6152613 (2000-11-01), Martin et al.
patent: 6269277 (2001-07-01), Hershenson et al.
patent: 6370677 (2002-04-01), Carruthers et al.
patent: 6397169 (2002-05-01), Shenoy et al.
patent: 6496508 (2002-12-01), Breuckheimer et al.
patent: 2003/0099254 (2003-05-01), Richter
patent: 01202397 (2000-01-01), None
patent: 02202886 (2001-10-01), None
“On-Chip Networks Weighed a Wiring Alternative” by Ron Wilson,Integrated System Design, Jun. 25, 2001; www.eetimes.com; News Channels Design Automation; www.eedesign.com/article/printableArticle.jhtml?articleID=12805718; Jun. 30, 2004; 2 pages.
Sony Computer Entertainment, Inc., IBM and Toshiba join to develop “supercomputer-on-a-chip” for the Broadband Era; Press Releases, 2 pages; Tokyo, Mar. 12, 2001.
Intel® XScale™ Microarchitecture: Product Brief; Copyright 2000 Intel Corporation; www.intel.com/design/intelxscale/bench.htm; 2 pages; Jun. 30, 2004.
“Self-Reconfigurable Programmable Logic Device” by Reetinder Sidhu, et al., File #3115; University of Southern California, Office of Technology Licensing, Los Angeles, CA., www.usc.edu/academe/otl; Sep. 7, 2001.
“Sea-of-IP: An Ocean of Design Possibilities”, Royal Philips Electronics; Philips Semiconductor-Technology Home Pages; www.semiconductor.phiips.com/technology/sea-of-ip/index.html; Feb. 22, 2002; 3 pages.
“Tensilica Navigates ‘Sea of Processors’ Designs ” by Chris Edwards;Electronics Times; Jun. 14, 2001; www.eetimes.com, News Channels Semiconductors; 3 pages.
Dinh Paul
Doan Nghia M.
LSI Logic Corporation
Suiter - West - Swantz PC LLO
LandOfFree
Broken symmetry for optimization of resource fabric in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Broken symmetry for optimization of resource fabric in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Broken symmetry for optimization of resource fabric in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3547797