Electrical computers and digital processing systems: memory – Address formation – Combining two or more values to create address
Patent
1996-04-23
1998-07-28
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Combining two or more values to create address
711217, 711218, 711219, G06F 1202, G06F 1206
Patent
active
057874964
ABSTRACT:
A digital signal processor includes first and second counters which increment from each initial address value in first and second address areas synchronous with first and second sampling clock signals, an address generating circuit which generates a first address number in the above first address area according to a counter value in the above first counter and generates a second address number in the above second address area according to a counter value in the above second counter, a data memory which stores information signals supplied synchronous with the above first and second sampling clock signals in the first and second address numbers generated by the above address generating circuit readably and an arithmetic operating circuit which performs arithmetic operation of information signals stored in the above data memory.
REFERENCES:
patent: 4511966 (1985-04-01), Hamada
patent: 4953117 (1990-08-01), Lagadec
patent: 5065433 (1991-11-01), Ida et al.
patent: 5086475 (1992-02-01), Kutaragi et al.
patent: 5471411 (1995-11-01), Adams et al.
Chan Eddie P.
Maioli Jay H.
Nguyen Than V.
Sony Corporation
LandOfFree
Digital signal processor having a partitioned memory with first does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor having a partitioned memory with first , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor having a partitioned memory with first will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-35399