Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2006-03-28
2006-03-28
Smith, Bradley K. (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S528000, C257S537000
Reexamination Certificate
active
07019381
ABSTRACT:
A semiconductor substrate is provided over which electrically conductive columns are formed along with electrically conductive rows crossing over the electrically conductive columns. A plurality of memory components are formed each having a resistance value corresponding to multiple logical bits and non-volatile memory cells are each formed by connecting a memory component between an electrically conductive row and an electrically conductive column.
REFERENCES:
patent: 4162538 (1979-07-01), Thornburg
patent: 5640343 (1997-06-01), Gallagher et al.
patent: 5840608 (1998-11-01), Chang
patent: 5847442 (1998-12-01), Mills, Jr. et al.
patent: 5978257 (1999-11-01), Zhu et al.
patent: 5982659 (1999-11-01), Irrinki et al.
patent: 6114719 (2000-09-01), Dill et al.
patent: 6128239 (2000-10-01), Perner
patent: 6185143 (2001-02-01), Perner
patent: 6188615 (2001-02-01), Perner et al.
patent: 6215140 (2001-04-01), Reisinger et al.
patent: 6314014 (2001-11-01), Lowrey et al.
patent: 6351406 (2002-02-01), Johnson et al.
patent: 6380597 (2002-04-01), Gudesen et al.
patent: 6417043 (2002-07-01), Risch et al.
patent: 6458676 (2002-10-01), Mills, Jr.
patent: 6504750 (2003-01-01), Baker
patent: 6542397 (2003-04-01), Mills, Jr.
patent: 2003/0043616 (2003-03-01), Baker
patent: 2003/0122170 (2003-07-01), Apodaca et al.
patent: 2004/0090815 (2004-05-01), Tajiri
patent: 2005/0083757 (2005-04-01), Hsu et al.
Bloomquist, legal representative Judy
Brandenberger Sarah M.
Eldredge Kenneth J.
Fricke Peter J.
Smith Kenneth K.
Hewlett--Packard Development Company, L.P.
Smith Bradley K.
LandOfFree
Method of providing multiple logical bits per memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of providing multiple logical bits per memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of providing multiple logical bits per memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3537245