Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-03-07
2006-03-07
Blum, David S. (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
Reexamination Certificate
active
07009251
ABSTRACT:
An SOI FET comprising a silicon substrate having silicon layer on top of a buried oxide layer having doped regions and an undoped region is disclosed. The doped region has a dielectric constant different from the dielectric constant of the doped regions. A body also in the silicon layer separates the source/drains in the silicon layer. The source/drains are aligned over the doped regions and the body is aligned over the undoped region. A gate dielectric is on top of the body and a gate conductor is on top of the gate dielectric.
REFERENCES:
patent: 4717677 (1988-01-01), McLaughlin et al.
patent: 5753353 (1998-05-01), Kikuchi
patent: 5759906 (1998-06-01), Lou
patent: 5770881 (1998-06-01), Pelella et al.
patent: 5777365 (1998-07-01), Yamaguchi et al.
patent: 5795813 (1998-08-01), Hughes et al.
patent: 5846858 (1998-12-01), Kerber
patent: 5866468 (1999-02-01), Kono et al.
patent: 5877046 (1999-03-01), Yu et al.
patent: 5880030 (1999-03-01), Fang et al.
patent: 5918136 (1999-06-01), Nakashima et al.
patent: 5930643 (1999-07-01), Sadana et al.
patent: 5969387 (1999-10-01), Letavic et al.
patent: 5989966 (1999-11-01), Huang
patent: 6043536 (2000-03-01), Numata et al.
patent: 6045625 (2000-04-01), Houston
patent: 6060364 (2000-05-01), Maszara et al.
patent: 6204138 (2001-03-01), Krishnan et al.
patent: 6249026 (2001-06-01), Matsumoto et al.
Badith El-Kareh et al “Silicon on Insulator—An Emerging High-Leverage Technology” IEEE1994 pages 224-233.
Blum David S.
Canale Anthony
International Business Machines - Corporation
Schmeiser, Olson & Watts
LandOfFree
SOI device with reduced junction capacitance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SOI device with reduced junction capacitance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI device with reduced junction capacitance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3536293