Remote address translation in a multiprocessor system

Electrical computers and digital processing systems: memory – Address formation – Address mapping

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S202000, C711S205000, C711S220000, C711S221000, C370S395300, C370S395310, C370S389000

Reexamination Certificate

active

06925547

ABSTRACT:
A method of performing remote address translation in a multiprocessor system includes determining a connection descriptor and a virtual address at a local node, accessing a local connection table at the local node using the connection descriptor to produce a system node identifier for a remote node and a remote address space number, communicating the virtual address and remote address space number to the remote node, and translating the virtual address to a physical address at the remote node (qualified by the remote address space number). A user process running at the local node provides the connection descriptor and virtual address. The translation is performed by matching the virtual address and remote address space number with an entry of a translation-lookaside buffer (TLB) at the remote node. Performing the translation at the remote node reduces the amount of translation information needed at the local node for remote memory accesses. The method supports communication within a scalable multiprocessor, and across the machine boundaries in a cluster.

REFERENCES:
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5446915 (1995-08-01), Pierce
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5649141 (1997-07-01), Yamazaki
patent: 5860146 (1999-01-01), Vishin et al.
patent: 5897664 (1999-04-01), Nesheim et al.
patent: 6003123 (1999-12-01), Carter et al.
patent: 6112285 (2000-08-01), Ganapathy et al.
Behling, S R., et al., “Recent experience with STAR-HPC on the CRAY T3E”,High Performance Computing in Automotive Design, Engineering, and Manufacturing: Proceedings of the 3rd International Conference on High Performance Computing in the Automotive Industry, Eagan, Minn.: Cray Research, Inc., (1997), 377-384.
Hennessy, John L., et al., “Computer Organization and Design -The Hardware/Software Interface”,Virtual Memory, (1994), 481-501.
Kuskin, Jeffrey, et al., “The Stanford FLASH Multiprocessor”,http://www-flash.stanford.edu/architecture/papers/ISCA84/, (Jun. 6, 1996).
Prylli, Loic, et al., “An improved NIC program for high-performace MPI”,Workshop on Cluster-Based Computing, International Conference on Supercomputing, Rhodes, Greece, (Jun. 1999), 26-30.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Remote address translation in a multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Remote address translation in a multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Remote address translation in a multiprocessor system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3523516

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.