FPGA architecture with mixed interconnect resources...

Details FPGA architecture with mixed interconnect resources... FPGA architecture with mixed interconnect resources...

2005-11-01

2005-11-01

JeanPierre, Peguy (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000

Reexamination Certificate

active

06960934

ABSTRACT:
An FPGA includes a programmable interconnect structure in which the interconnect resources are divided into two groups. A first subset of the interconnect resources are optimized for high speed. A second subset of the interconnect resources are optimized for low power consumption. In some embodiments, the transistors of the first and second subsets have different threshold voltages. Transistors in the first subset, being optimized for speed, have a lower threshold voltage than transistors in the second subset, which are optimized for low power consumption. The difference in threshold voltages can be accomplished by using different doping levels, wells biased to different voltage levels, or using other well-known means. In some embodiments, the first subset of the interconnect resources includes buffers coupled to a higher voltage level than the second subset. In some embodiments, the first subset includes buffers manufactured using larger transistors than those in the second subset.

REFERENCES:
patent: 5504440 (1996-04-01), Sasaki
patent: 5808479 (1998-09-01), Sasaki et al.
patent: 5811985 (1998-09-01), Trimberger et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5880598 (1999-03-01), Duong
patent: 5892961 (1999-04-01), Trimberger
patent: 5914616 (1999-06-01), Young et al.
patent: 6163168 (2000-12-01), Nguyen et al.
patent: 6348813 (2002-02-01), Agrawal et al.
patent: 6362649 (2002-03-01), McGowan
patent: 6448808 (2002-09-01), Young et al.
patent: 6583645 (2003-06-01), Bennett et al.
patent: 6621325 (2003-09-01), Hart et al.
patent: WO 00/52826 (2000-09-01), None
patent: WO 01/28097 (2001-04-01), None
Xilinx, Inc.; “Virtex-II Platform FPGA Handbook”; published Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
Michael Hutton, et al.; “Interconnect Enhancements for a High-Speed PLD Architecture”; Feb. 24-26, 2002; available from Altera Corporation, 101 Innovation Drive, San Jose, California 95134; 8 pages.
Vaughn Betz et al.; “FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density”; ACM/SIGDA International Symposium on Field Programmable Gate Arrays; FPGA 99; Feb. 21-23, 1999; pp. 59-68.
Ping-Tsung Wang et al.; “A Hierarchical Interconnection Structure for Field-Programmable Gate Arrays”; Institute of Electrical and Electronics Engineers; Proceedings of the Region Ten Conference; Oct. 19-21, 1993; vol. 3; pp. 557-560.
Ivo Dobbelaere et al.; “Regenerative Feedback Repeaters for Programmable Interconnections”; IEEE Journal of Solid-State Circuits, IEEE Inc.; vol. 30, No. 11; Nov. 1, 1995; pp. 1246-1253.

Affiliated with

Also associated with

Rating

FPGA architecture with mixed interconnect resources... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA architecture with mixed interconnect resources..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA architecture with mixed interconnect resources... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3518948