Memory device and method of storing fail addresses of a...

Static information storage and retrieval – Read/write circuit – Bad bit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S201000, C365S189050

Reexamination Certificate

active

06937531

ABSTRACT:
The embodiments of the present invention are directed to a self-repair schema for memory chips, using a sortable fail-count/fail-address register. The embodiments of the present invention utilize the available redundancy efficiently by scanning the memory array to locate the n elements (WLs or CSLs) with the highest number of defects. A circuit preferably comprises one or more comparators to compare a fail count of an address in an input register with at least one fail count stored in the sortable fail-count/fail-address register. The embodiments of the present invention can be used for an on-chip redundancy calculation and can handle a two dimensional (i.e. row and column) redundancy.

REFERENCES:
patent: 4414665 (1983-11-01), Kimura et al.
patent: 5862088 (1999-01-01), Takemoto et al.
patent: 5946250 (1999-08-01), Suzuki
patent: 6072737 (2000-06-01), Morgan et al.
patent: 6539506 (2003-03-01), Lammers et al.
patent: 6829181 (2004-12-01), Seitoh
patent: 2001/0052093 (2001-12-01), Oshima et al.
patent: 2003/0005353 (2003-01-01), Mullins et al.
patent: 2003/0033561 (2003-02-01), Oonk
patent: 1 008 993 (2000-06-01), None
Tarr, M. et al., “Defect Analysis System Speeds Test and Repair of Redundant Memories,” Electronics, VNU Business Publications, vol. 57, No. 1, Jan. 12, 1984, pp. 175-179.
International Search Report for counterpart international patent application number PCT/EP2004/07740, dated Nov. 9, 2004, 7 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory device and method of storing fail addresses of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device and method of storing fail addresses of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method of storing fail addresses of a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3516192

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.