Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2005-06-21
2005-06-21
Tran, Minh-Loan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S411000, C257S412000, C257S407000
Reexamination Certificate
active
06909186
ABSTRACT:
Structure and methods of fabrication are disclosed for an enhanced FET devices in which dopant impurities are prevented from diffusing through the gate insulator. The structure comprises a Si:C, or SiGe:C, layer which is sandwiched between the gate insulator and a layer which is doped with impurities in order to provide a preselected workfunction. It is further disclosed how this, and further improvements for FET devices, such as raised source/drain and multifaceted gate on insulator, MODFET on insulator are integrated with strained Si based layer on insulator technology.
REFERENCES:
patent: 6218711 (2001-04-01), Yu
patent: 6352872 (2002-03-01), Kim
patent: 6395589 (2002-05-01), Yu
patent: 6406951 (2002-06-01), Yu
patent: 6492694 (2002-12-01), Noble et al.
patent: 6537369 (2003-03-01), Saitoh
patent: 6603156 (2003-08-01), Rim
patent: 6624483 (2003-09-01), Kurata
patent: 6727550 (2004-04-01), Tezuka et al.
International Business Machines - Corporation
Sai-Halasz George
Tran Minh-Loan
Trepp Robert M.
LandOfFree
High performance FET devices and methods therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance FET devices and methods therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance FET devices and methods therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3508179